sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/hatch/var/dratini: Use chipset devicetree references

Browse Source 
Switch dratini overridetree to use chipset devicetree references.

Change-Id: I9f365077291ee9fa5f4dcf8835756f4cfd6eeab4
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78554
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
Matt DeVillier
2023-10-22 17:15:24 -05:00
committed by Martin L Roth
parent 67b07d295a
commit df6473f2c6
1 changed files with 14 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
src/mainboard/google/hatch/variants/dratini/overridetree.cb
View File

@@ -69,11 +69,11 @@ chip soc/intel/cannonlake
register "ScsEmmcHs400Enabled" = "1"
device domain 0 on
device pci 02.0 on # Integrated Graphics Device
device ref igpu on
register "gfx" = "GMA_DEFAULT_PANEL(0)"
end
device pci 14.5 on end # SDCard
device pci 15.0 on
device ref sdxc on end
device ref i2c0 on
chip drivers/i2c/generic
register "hid" = ""ELAN0000""
register "desc" = ""ELAN Touchpad""
@@ -82,8 +82,8 @@ chip soc/intel/cannonlake
register "detect" = "1"
device i2c 15 on end
end
end # I2C #0
device pci 15.1 on
end
device ref i2c1 on
chip drivers/i2c/hid
register "generic.hid" = ""GTCH7503""
register "generic.desc" = ""G2TOUCH Touchscreen""
@@ -144,7 +144,7 @@ chip soc/intel/cannonlake
device i2c 15 on end
end
end # I2C #1
device pci 19.0 on
device ref i2c4 on
chip drivers/i2c/generic
register "hid" = ""10EC5682""
register "name" = ""RT58""
@@ -157,9 +157,9 @@ chip soc/intel/cannonlake
register "property_list[0].integer" = "1"
device i2c 1a on end
end
end #I2C #4
device pci 1a.0 on end # eMMC
device pci 1e.3 on
end
device ref emmc on end
device ref gspi1 on
chip drivers/spi/acpi
register "name" = ""CRFP""
register "hid" = "ACPI_DT_NAMESPACE_HID"
@@ -169,8 +169,8 @@ chip soc/intel/cannonlake
register "wake" = "GPE0_DW0_23"
device spi 1 on end
end # FPMCU
end # GSPI #1
device pci 1f.0 on
end
device ref lpc_espi on
chip ec/google/chromeec
device pnp 0c09.0 on
chip ec/google/chromeec/i2c_tunnel
@@ -188,8 +188,8 @@ chip soc/intel/cannonlake
end
end
end
end # eSPI Interface
device pci 1f.3 on
end
device ref hda on
chip drivers/generic/max98357a
register "hid" = ""MX98357A""
register "sdmode_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H3)"
@@ -202,7 +202,7 @@ chip soc/intel/cannonlake
register "mic_tplg" = "_2ch_pdm0"
device generic 0 on end
end
end # Intel HDA
end
end
end