sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers/intel/dptf: Add support for PCH methods

Browse Source 
Add various methods support for pch device under dptf driver.
This provides support of different control knobs for FIVR.

BUG=b:198582766
BRANCH=None
TEST=Build FW and test on brya0 board

Change-Id: I2d40fff98cb4eb9144d55fd5383d9946e4cb0558
Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57925
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Sumeet Pawnikar
2021-09-23 21:49:29 +05:30
committed by Felix Held
parent 14886aec99
commit e0bff814da
3 changed files with 162 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
src/soc/intel/alderlake/dptf.c
View File

@@ -12,10 +12,16 @@ static const struct dptf_platform_info adl_dptf_platform_info = {
.fan_hid = "INTC1048",
/* _HID for the toplevel TPCH device, typically \_SB.TPCH */
.tpch_device_hid = "INTC1049",
/* RFC0 method name */
.tpch_rfc0_method = "RFC0",
/* RFC1 method name */
.tpch_rfc1_method = "RFC1",
.tpch_method_names = {
.set_fivr_low_clock_method = "RFC0",
.set_fivr_high_clock_method = "RFC1",
.get_fivr_low_clock_method = "GFC0",
.get_fivr_high_clock_method = "GFC1",
.get_fivr_ssc_method = "GEMI",
.get_fivr_switching_fault_status = "GFFS",
.get_fivr_switching_freq_mhz = "GFCS",
},
};
const struct dptf_platform_info *get_dptf_platform_info(void)