sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src: change coreboot to lowercase

Browse Source 
The word 'coreboot' should always be written in lowercase, even at the
start of a sentence.

Change-Id: I7945ddb988262e7483da4e623cedf972380e65a2
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/20029
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Martin Roth
2017-06-03 20:03:18 -06:00
committed by Patrick Georgi
parent e81ce0483d
commit e18e6427d0
35 changed files with 37 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/vendorcode/amd/cimx/sb700/SBCMN.c
View File

@ -145,7 +145,7 @@ void commonInitEarlyBoot(AMDSBCFG* pConfig) {
RWPMIO(SB_PMIO_REG65, AccWidthUint8 | S3_SAVE, ~(UINT32)BIT4, BIT4);
#if 0 //KZ [083011]-It's used wrong BIOS SIZE for Coreboot.
#if 0 //KZ [083011]-It's used wrong BIOS SIZE for coreboot.
//For being compatible with earlier revision, check whether ROM decoding is changed already outside CIMx before
//changing it.
ReadPCI((LPC_BUS_DEV_FUN << 16) + SB_LPC_REG68, AccWidthUint16 | S3_SAVE, &dwTempVar);

2
src/vendorcode/amd/cimx/sb700/SBPort.c
View File

@ -222,7 +222,7 @@ void sbPowerOnInit (AMDSBCFG *pConfig){
if (dbVar0 > 4) {
dbVar0 = 0;
}
//KZ [061811]-It's used wrong BIOS SIZE for Coreboot. RWPCI((LPC_BUS_DEV_FUN << 16) + SB_LPC_REG6C, AccWidthUint8 | S3_SAVE, 0x00, 0xF8 << dbVar0);
//KZ [061811]-It's used wrong BIOS SIZE for coreboot. RWPCI((LPC_BUS_DEV_FUN << 16) + SB_LPC_REG6C, AccWidthUint8 | S3_SAVE, 0x00, 0xF8 << dbVar0);
if (pConfig->Spi33Mhz)
//spi reg0c[13:12] to 01h to run spi 33Mhz in system bios