soc/intel/alderlake: Set LpmStateEnableMask UPD
Use the get_supported_lpm_states() function to set the respective FSP UPD. TEST=with patchtrain on brya0, /sys/kernel/debug/pmc_core/substate_requirements shows only the substates that are applicable to the design (S0i2.0, S0i3.0). Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Change-Id: I5bb8b3671e78c5f2706db2d3a21b25cf90a14275 Reviewed-on: https://review.coreboot.org/c/coreboot/+/56458 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
@@ -15,6 +15,7 @@
|
||||
#include <intelblocks/xdci.h>
|
||||
#include <intelpch/lockdown.h>
|
||||
#include <intelblocks/tcss.h>
|
||||
#include <soc/cpu.h>
|
||||
#include <soc/gpio_soc_defs.h>
|
||||
#include <soc/intel/common/vbt.h>
|
||||
#include <soc/pci_devs.h>
|
||||
@@ -614,6 +615,8 @@ static void fill_fsps_misc_power_params(FSP_S_CONFIG *s_cfg,
|
||||
/* VrConfig Settings for IA and GT domains */
|
||||
for (size_t i = 0; i < ARRAY_SIZE(config->domain_vr_config); i++)
|
||||
fill_vr_domain_config(s_cfg, i, &config->domain_vr_config[i]);
|
||||
|
||||
s_cfg->LpmStateEnableMask = get_supported_lpm_mask();
|
||||
}
|
||||
|
||||
static void fill_fsps_irq_params(FSP_S_CONFIG *s_cfg,
|
||||
|
Reference in New Issue
Block a user