sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

dmp/vortex86: move PLL config to cpu Kconfig

Browse Source 
This moves the vortex86ex cpu's pll configuration out of the mainboard
and into the cpu's Kconfig.

Change-Id: I72ee1baa3a96586fceff03ff43c5f61e2498667e
Signed-off-by: Martin Roth <gaumless@gmail.com>
Reviewed-on: http://review.coreboot.org/9058
Tested-by: build bot (Jenkins)
Reviewed-by: Andrew Wu <arw@dmp.com.tw>
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
This commit is contained in:
Martin Roth
2015-03-26 22:33:31 -06:00
parent f20046f5cf
commit e2c2bb9447
2 changed files with 47 additions and 47 deletions
Download Patch File Download Diff File Expand all files Collapse all files

47
src/cpu/dmp/vortex86ex/Kconfig
View File

@ -24,3 +24,50 @@ config CPU_DMP_VORTEX86EX
select ARCH_ROMSTAGE_X86_32 select ARCH_ROMSTAGE_X86_32
select ARCH_RAMSTAGE_X86_32 select ARCH_RAMSTAGE_X86_32
select UDELAY_TSC select UDELAY_TSC
# ROM Strap PLL config setting :
choice
prompt "ROM Strap PLL config"
default PLL_300_300_33
config PLL_200_200_33
bool "CPU=200Mhz/DRAM=200Mhz/PCI=33Mhz"
config PLL_300_300_33
bool "CPU=300Mhz/DRAM=300Mhz/PCI=33Mhz"
config PLL_300_300_100
bool "CPU=300Mhz/DRAM=300Mhz/PCI=100Mhz"
config PLL_400_200_33
bool "CPU=400Mhz/DRAM=200Mhz/PCI=33Mhz"
config PLL_400_200_100
bool "CPU=400Mhz/DRAM=200Mhz/PCI=100Mhz"
config PLL_400_400_33
bool "CPU=400Mhz/DRAM=400Mhz/PCI=33Mhz"
config PLL_500_250_33
bool "CPU=500Mhz/DRAM=250Mhz/PCI=33Mhz"
config PLL_500_500_33
bool "CPU=500Mhz/DRAM=500Mhz/PCI=33Mhz"
config PLL_400_300_33
bool "CPU=400Mhz/DRAM=300Mhz/PCI=33Mhz"
config PLL_400_300_100
bool "CPU=400Mhz/DRAM=300Mhz/PCI=100Mhz"
config PLL_444_333_33
bool "CPU=444Mhz/DRAM=333Mhz/PCI=33Mhz"
config PLL_466_350_33
bool "CPU=466Mhz/DRAM=350Mhz/PCI=33Mhz"
config PLL_500_375_33
bool "CPU=500Mhz/DRAM=375Mhz/PCI=33Mhz"
endchoice

47
src/mainboard/dmp/vortex86ex/Kconfig
View File

@ -53,53 +53,6 @@ config I2C_BASE
hex hex
default 0xfb00 default 0xfb00
# ROM Strap PLL config setting :
choice
prompt "ROM Strap PLL config"
default PLL_300_300_33
config PLL_200_200_33
bool "CPU=200Mhz/DRAM=200Mhz/PCI=33Mhz"
config PLL_300_300_33
bool "CPU=300Mhz/DRAM=300Mhz/PCI=33Mhz"
config PLL_300_300_100
bool "CPU=300Mhz/DRAM=300Mhz/PCI=100Mhz"
config PLL_400_200_33
bool "CPU=400Mhz/DRAM=200Mhz/PCI=33Mhz"
config PLL_400_200_100
bool "CPU=400Mhz/DRAM=200Mhz/PCI=100Mhz"
config PLL_400_400_33
bool "CPU=400Mhz/DRAM=400Mhz/PCI=33Mhz"
config PLL_500_250_33
bool "CPU=500Mhz/DRAM=250Mhz/PCI=33Mhz"
config PLL_500_500_33
bool "CPU=500Mhz/DRAM=500Mhz/PCI=33Mhz"
config PLL_400_300_33
bool "CPU=400Mhz/DRAM=300Mhz/PCI=33Mhz"
config PLL_400_300_100
bool "CPU=400Mhz/DRAM=300Mhz/PCI=100Mhz"
config PLL_444_333_33
bool "CPU=444Mhz/DRAM=333Mhz/PCI=33Mhz"
config PLL_466_350_33
bool "CPU=466Mhz/DRAM=350Mhz/PCI=33Mhz"
config PLL_500_375_33
bool "CPU=500Mhz/DRAM=375Mhz/PCI=33Mhz"
endchoice
menu "On-Chip Device Power Down Control" menu "On-Chip Device Power Down Control"
config TEMP_POWERDOWN config TEMP_POWERDOWN