mb/system76/rpl: Enable discrete TBT device

The HX board, using PCH-S, use a discrete Thunderbolt device (Intel
Maple Ridge), as opposed to a built-in one like the boards using PCH-P.

Fixes Thunderbolt on RPL-HX boards using the Maple Ridge controller.

Change-Id: I53d18f3ec5a084431e1113782c791bcb42728350
Signed-off-by: Tim Crawford <tcrawford@system76.com>
This commit is contained in:
Tim Crawford 2023-07-27 09:43:30 -06:00
parent cfa8635d03
commit e3033b56fe
No known key found for this signature in database
GPG Key ID: 68E558D2BBD856E3
4 changed files with 12 additions and 0 deletions

View File

@ -27,6 +27,7 @@ config BOARD_SYSTEM76_RPL_COMMON
config BOARD_SYSTEM76_ADDW3
select BOARD_SYSTEM76_RPL_COMMON
select DRIVERS_INTEL_DTBT
select EC_SYSTEM76_EC_DGPU
select MAINBOARD_USES_IFD_GBE_REGION
select PCIEXP_HOTPLUG
@ -34,6 +35,7 @@ config BOARD_SYSTEM76_ADDW3
config BOARD_SYSTEM76_BONW15
select BOARD_SYSTEM76_RPL_COMMON
select DRIVERS_INTEL_DTBT
select EC_SYSTEM76_EC_DGPU
select PCIEXP_HOTPLUG
select SOC_INTEL_ALDERLAKE_PCH_S
@ -67,6 +69,7 @@ config BOARD_SYSTEM76_ORYP11
config BOARD_SYSTEM76_SERW13
select BOARD_SYSTEM76_RPL_COMMON
select DRIVERS_INTEL_DTBT
select EC_SYSTEM76_EC_DGPU
select PCIEXP_HOTPLUG
select SOC_INTEL_ALDERLAKE_PCH_S

View File

@ -101,6 +101,9 @@ chip soc/intel/alderlake
.clk_req = 15,
.flags = PCIE_RP_HOTPLUG | PCIE_RP_LTR,
}"
chip drivers/intel/dtbt
device pci 00.0 on end
end
end
device ref pcie_rp25 on

View File

@ -97,6 +97,9 @@ chip soc/intel/alderlake
.clk_req = 15,
.flags = PCIE_RP_HOTPLUG | PCIE_RP_LTR,
}"
chip drivers/intel/dtbt
device pci 00.0 on end
end
end
device ref pcie_rp21 on

View File

@ -106,6 +106,9 @@ chip soc/intel/alderlake
.clk_req = 15,
.flags = PCIE_RP_LTR | PCIE_RP_HOTPLUG, // XXX: AER causes UnsupReq warnings
}"
chip drivers/intel/dtbt
device pci 00.0 on end
end
end
end
end