mainboard/nvidia/l1_2pvv: Use tabs for indents
Change-Id: I4171e9bbf14c9aa65f698feabd78aa8fbf2a105f Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16687 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
committed by
Patrick Georgi
parent
1d359b5512
commit
e4cf954f52
@@ -1,180 +1,180 @@
|
|||||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||||
device cpu_cluster 0 on # (L)APIC cluster
|
device cpu_cluster 0 on # (L)APIC cluster
|
||||||
chip cpu/amd/socket_F # CPU socket
|
chip cpu/amd/socket_F # CPU socket
|
||||||
device lapic 0 on end # Local APIC of the CPU
|
device lapic 0 on end # Local APIC of the CPU
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device domain 0 on # PCI domain
|
device domain 0 on # PCI domain
|
||||||
subsystemid 0x1022 0x2b80 inherit
|
subsystemid 0x1022 0x2b80 inherit
|
||||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||||
device pci 18.0 on # Link 0 == LDT 0
|
device pci 18.0 on # Link 0 == LDT 0
|
||||||
chip southbridge/nvidia/mcp55 # Southbridge
|
chip southbridge/nvidia/mcp55 # Southbridge
|
||||||
device pci 0.0 on end # HT
|
device pci 0.0 on end # HT
|
||||||
device pci 1.0 on # LPC
|
device pci 1.0 on # LPC
|
||||||
chip superio/winbond/w83627ehg # Super I/O
|
chip superio/winbond/w83627ehg # Super I/O
|
||||||
device pnp 2e.0 off # Floppy
|
device pnp 2e.0 off # Floppy
|
||||||
io 0x60 = 0x3f0
|
io 0x60 = 0x3f0
|
||||||
irq 0x70 = 6
|
irq 0x70 = 6
|
||||||
drq 0x74 = 2
|
drq 0x74 = 2
|
||||||
end
|
end
|
||||||
device pnp 2e.1 off # Parallel port
|
device pnp 2e.1 off # Parallel port
|
||||||
io 0x60 = 0x378
|
io 0x60 = 0x378
|
||||||
irq 0x70 = 7
|
irq 0x70 = 7
|
||||||
end
|
end
|
||||||
device pnp 2e.2 on # Com1
|
device pnp 2e.2 on # Com1
|
||||||
io 0x60 = 0x3f8
|
io 0x60 = 0x3f8
|
||||||
irq 0x70 = 4
|
irq 0x70 = 4
|
||||||
end
|
end
|
||||||
device pnp 2e.3 off # Com2
|
device pnp 2e.3 off # Com2
|
||||||
io 0x60 = 0x2f8
|
io 0x60 = 0x2f8
|
||||||
irq 0x70 = 3
|
irq 0x70 = 3
|
||||||
end
|
end
|
||||||
device pnp 2e.5 on # PS/2 keyboard & mouse
|
device pnp 2e.5 on # PS/2 keyboard & mouse
|
||||||
io 0x60 = 0x60
|
io 0x60 = 0x60
|
||||||
io 0x62 = 0x64
|
io 0x62 = 0x64
|
||||||
irq 0x70 = 1
|
irq 0x70 = 1
|
||||||
irq 0x72 = 12
|
irq 0x72 = 12
|
||||||
end
|
end
|
||||||
device pnp 2e.106 off # Serial flash interface (SFI)
|
device pnp 2e.106 off # Serial flash interface (SFI)
|
||||||
io 0x60 = 0x100
|
io 0x60 = 0x100
|
||||||
end
|
end
|
||||||
device pnp 2e.007 off # GPIO 1
|
device pnp 2e.007 off # GPIO 1
|
||||||
end
|
end
|
||||||
device pnp 2e.107 off # Game port
|
device pnp 2e.107 off # Game port
|
||||||
io 0x60 = 0x220
|
io 0x60 = 0x220
|
||||||
end
|
end
|
||||||
device pnp 2e.207 off # MIDI
|
device pnp 2e.207 off # MIDI
|
||||||
io 0x62 = 0x300
|
io 0x62 = 0x300
|
||||||
irq 0x70 = 9
|
irq 0x70 = 9
|
||||||
end
|
end
|
||||||
device pnp 2e.307 off # GPIO 6
|
device pnp 2e.307 off # GPIO 6
|
||||||
end
|
end
|
||||||
device pnp 2e.8 off # WDTO#, PLED
|
device pnp 2e.8 off # WDTO#, PLED
|
||||||
end
|
end
|
||||||
device pnp 2e.009 off # GPIO 2
|
device pnp 2e.009 off # GPIO 2
|
||||||
end
|
end
|
||||||
device pnp 2e.109 off # GPIO 3
|
device pnp 2e.109 off # GPIO 3
|
||||||
end
|
end
|
||||||
device pnp 2e.209 off # GPIO 4
|
device pnp 2e.209 off # GPIO 4
|
||||||
end
|
end
|
||||||
device pnp 2e.309 off # GPIO 5
|
device pnp 2e.309 off # GPIO 5
|
||||||
end
|
end
|
||||||
device pnp 2e.a off end # ACPI
|
device pnp 2e.a off end # ACPI
|
||||||
device pnp 2e.b on # Hardware monitor
|
device pnp 2e.b on # Hardware monitor
|
||||||
io 0x60 = 0x290
|
io 0x60 = 0x290
|
||||||
irq 0x70 = 5
|
irq 0x70 = 5
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci 1.1 on # SM 0
|
device pci 1.1 on # SM 0
|
||||||
chip drivers/generic/generic # DIMM 0-0-0
|
chip drivers/generic/generic # DIMM 0-0-0
|
||||||
device i2c 50 on end
|
device i2c 50 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 0-0-1
|
chip drivers/generic/generic # DIMM 0-0-1
|
||||||
device i2c 51 on end
|
device i2c 51 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 0-1-0
|
chip drivers/generic/generic # DIMM 0-1-0
|
||||||
device i2c 52 on end
|
device i2c 52 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 0-1-1
|
chip drivers/generic/generic # DIMM 0-1-1
|
||||||
device i2c 53 on end
|
device i2c 53 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 1-0-0
|
chip drivers/generic/generic # DIMM 1-0-0
|
||||||
device i2c 54 on end
|
device i2c 54 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 1-0-1
|
chip drivers/generic/generic # DIMM 1-0-1
|
||||||
device i2c 55 on end
|
device i2c 55 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 1-1-0
|
chip drivers/generic/generic # DIMM 1-1-0
|
||||||
device i2c 56 on end
|
device i2c 56 on end
|
||||||
end
|
end
|
||||||
chip drivers/generic/generic # DIMM 1-1-1
|
chip drivers/generic/generic # DIMM 1-1-1
|
||||||
device i2c 57 on end
|
device i2c 57 on end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci 1.1 on # SM 1
|
device pci 1.1 on # SM 1
|
||||||
# PCI device SMBus address will
|
# PCI device SMBus address will
|
||||||
# depend on addon PCI device, do
|
# depend on addon PCI device, do
|
||||||
# we need to scan_smbus_bus?
|
# we need to scan_smbus_bus?
|
||||||
# chip drivers/generic/generic # PCIXA slot 1
|
# chip drivers/generic/generic # PCIXA slot 1
|
||||||
# device i2c 50 on end
|
# device i2c 50 on end
|
||||||
# end
|
# end
|
||||||
# chip drivers/generic/generic # PCIXB slot 1
|
# chip drivers/generic/generic # PCIXB slot 1
|
||||||
# device i2c 51 on end
|
# device i2c 51 on end
|
||||||
# end
|
# end
|
||||||
# chip drivers/generic/generic # PCIXB slot 2
|
# chip drivers/generic/generic # PCIXB slot 2
|
||||||
# device i2c 52 on end
|
# device i2c 52 on end
|
||||||
# end
|
# end
|
||||||
# chip drivers/generic/generic # PCI slot 1
|
# chip drivers/generic/generic # PCI slot 1
|
||||||
# device i2c 53 on end
|
# device i2c 53 on end
|
||||||
# end
|
# end
|
||||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||||
# device i2c 54 on end
|
# device i2c 54 on end
|
||||||
# end
|
# end
|
||||||
# chip drivers/generic/generic # Slave MCP55 PCI-E
|
# chip drivers/generic/generic # Slave MCP55 PCI-E
|
||||||
# device i2c 55 on end
|
# device i2c 55 on end
|
||||||
# end
|
# end
|
||||||
chip drivers/generic/generic # MAC EEPROM
|
chip drivers/generic/generic # MAC EEPROM
|
||||||
device i2c 51 on end
|
device i2c 51 on end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci 2.0 on end # USB 1.1
|
device pci 2.0 on end # USB 1.1
|
||||||
device pci 2.1 on end # USB 2
|
device pci 2.1 on end # USB 2
|
||||||
device pci 4.0 on end # IDE
|
device pci 4.0 on end # IDE
|
||||||
device pci 5.0 on end # SATA 0
|
device pci 5.0 on end # SATA 0
|
||||||
device pci 5.1 on end # SATA 1
|
device pci 5.1 on end # SATA 1
|
||||||
device pci 5.2 on end # SATA 2
|
device pci 5.2 on end # SATA 2
|
||||||
device pci 6.0 on end # PCI
|
device pci 6.0 on end # PCI
|
||||||
device pci 6.1 on end # AZA
|
device pci 6.1 on end # AZA
|
||||||
device pci 8.0 on end # NIC
|
device pci 8.0 on end # NIC
|
||||||
device pci 9.0 on end # NIC
|
device pci 9.0 on end # NIC
|
||||||
device pci a.0 on end # PCI E 5
|
device pci a.0 on end # PCI E 5
|
||||||
device pci b.0 off end # PCI E 4
|
device pci b.0 off end # PCI E 4
|
||||||
device pci c.0 off end # PCI E 3
|
device pci c.0 off end # PCI E 3
|
||||||
device pci d.0 on end # PCI E 2
|
device pci d.0 on end # PCI E 2
|
||||||
device pci e.0 off end # PCI E 1
|
device pci e.0 off end # PCI E 1
|
||||||
device pci f.0 on end # PCI E 0
|
device pci f.0 on end # PCI E 0
|
||||||
register "ide0_enable" = "1"
|
register "ide0_enable" = "1"
|
||||||
register "sata0_enable" = "1"
|
register "sata0_enable" = "1"
|
||||||
register "sata1_enable" = "1"
|
register "sata1_enable" = "1"
|
||||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||||
register "mac_eeprom_smbus" = "3"
|
register "mac_eeprom_smbus" = "3"
|
||||||
register "mac_eeprom_addr" = "0x51"
|
register "mac_eeprom_addr" = "0x51"
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci 18.0 on end # Link 1
|
device pci 18.0 on end # Link 1
|
||||||
device pci 18.0 on # Link 2 == LDT 2
|
device pci 18.0 on # Link 2 == LDT 2
|
||||||
chip southbridge/nvidia/mcp55 # Southbridge
|
chip southbridge/nvidia/mcp55 # Southbridge
|
||||||
device pci 0.0 on end # HT
|
device pci 0.0 on end # HT
|
||||||
device pci 1.0 on end # LPC
|
device pci 1.0 on end # LPC
|
||||||
device pci 1.1 on end # SM 0
|
device pci 1.1 on end # SM 0
|
||||||
device pci 2.0 off end # USB 1.1
|
device pci 2.0 off end # USB 1.1
|
||||||
device pci 2.1 off end # USB 2
|
device pci 2.1 off end # USB 2
|
||||||
device pci 4.0 off end # IDE
|
device pci 4.0 off end # IDE
|
||||||
device pci 5.0 on end # SATA 0
|
device pci 5.0 on end # SATA 0
|
||||||
device pci 5.1 on end # SATA 1
|
device pci 5.1 on end # SATA 1
|
||||||
device pci 5.2 on end # SATA 2
|
device pci 5.2 on end # SATA 2
|
||||||
device pci 6.0 off end # PCI
|
device pci 6.0 off end # PCI
|
||||||
device pci 6.1 off end # AZA
|
device pci 6.1 off end # AZA
|
||||||
device pci 8.0 on end # NIC
|
device pci 8.0 on end # NIC
|
||||||
device pci 9.0 on end # NIC
|
device pci 9.0 on end # NIC
|
||||||
device pci a.0 on end # PCI E 5
|
device pci a.0 on end # PCI E 5
|
||||||
device pci b.0 off end # PCI E 4
|
device pci b.0 off end # PCI E 4
|
||||||
device pci c.0 off end # PCI E 3
|
device pci c.0 off end # PCI E 3
|
||||||
device pci d.0 on end # PCI E 2
|
device pci d.0 on end # PCI E 2
|
||||||
device pci e.0 on end # PCI E 1
|
device pci e.0 on end # PCI E 1
|
||||||
device pci f.0 on end # PCI E 0
|
device pci f.0 on end # PCI E 0
|
||||||
register "ide0_enable" = "1"
|
register "ide0_enable" = "1"
|
||||||
register "sata0_enable" = "1"
|
register "sata0_enable" = "1"
|
||||||
register "sata1_enable" = "1"
|
register "sata1_enable" = "1"
|
||||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||||
register "mac_eeprom_smbus" = "3"
|
register "mac_eeprom_smbus" = "3"
|
||||||
register "mac_eeprom_addr" = "0x51"
|
register "mac_eeprom_addr" = "0x51"
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci 18.1 on end
|
device pci 18.1 on end
|
||||||
device pci 18.2 on end
|
device pci 18.2 on end
|
||||||
device pci 18.3 on end
|
device pci 18.3 on end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
Reference in New Issue
Block a user