sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Coding style and cosmetics (trivial).

Browse Source 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2583 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Uwe Hermann
2007-04-05 18:53:37 +00:00
parent a01d0ea87c
commit e775edc4cb
3 changed files with 13 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/superio/fintek/f71805f/chip.h
View File

@ -18,11 +18,11 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/ */
#include <uart8250.h>
struct chip_operations; struct chip_operations;
extern struct chip_operations superio_fintek_f71805f_ops; extern struct chip_operations superio_fintek_f71805f_ops;
#include <uart8250.h>
struct superio_fintek_f71805f_config { struct superio_fintek_f71805f_config {
struct uart8250 com1, com2; struct uart8250 com1, com2;
}; };

6
src/superio/fintek/f71805f/f71805f.h
View File

@ -18,12 +18,12 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/ */
/* Logical Device Numbers (LDN) */ /* Logical Device Numbers (LDN). */
#define F71805F_FDC 0x00 /* Floppy */ #define F71805F_FDC 0x00 /* Floppy */
#define F71805F_SP1 0x01 /* UART1 */ #define F71805F_SP1 0x01 /* UART1 */
#define F71805F_SP2 0x02 /* UART2 */ #define F71805F_SP2 0x02 /* UART2 */
#define F71805F_PP 0x03 /* Parallel Port */ #define F71805F_PP 0x03 /* Parallel Port */
#define F71805F_HWM 0x04 /* Hardware Monitor */ #define F71805F_HWM 0x04 /* Hardware Monitor */
#define F71805F_GPIO 0x06 /* General Purpose I/O (GPIO) */ #define F71805F_GPIO 0x06 /* General Purpose I/O (GPIO) */
#define F71805F_PME 0x0A /* Power Management Events (PME) */ #define F71805F_PME 0x0a /* Power Management Events (PME) */
/* All others reserved */ /* All others reserved. */

14
src/superio/fintek/f71805f/f71805f_early_serial.c
View File

@ -18,22 +18,24 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/ */
/* Pre-RAM driver for Fintek F81705F Super I/O chip. */ /* Pre-RAM driver for the Fintek F81705F Super I/O chip. */
#include <arch/romcc_io.h> #include <arch/romcc_io.h>
#include "f71805f.h" #include "f71805f.h"
static inline void pnp_enter_conf_state(device_t dev) { static inline void pnp_enter_conf_state(device_t dev)
unsigned port = dev>>8; {
unsigned int port = dev >> 8;
outb(0x87, port); outb(0x87, port);
} }
static void pnp_exit_conf_state(device_t dev) { static void pnp_exit_conf_state(device_t dev)
unsigned port = dev>>8; {
unsigned int port = dev >> 8;
outb(0xaa, port); outb(0xaa, port);
} }
static void f71805f_enable_serial(device_t dev, unsigned iobase) static void f71805f_enable_serial(device_t dev, unsigned int iobase)
{ {
pnp_enter_conf_state(dev); pnp_enter_conf_state(dev);
pnp_set_logical_device(dev); pnp_set_logical_device(dev);