sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/asus/kgpe-d16|kcma-d8: Enable early MCE reporting

Browse Source 
Change-Id: I55e68c1dba2b5f1d086179af9b3bc30c5e471f6c
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: https://review.coreboot.org/14266
Tested-by: build bot (Jenkins)
Tested-by: Raptor Engineering Automated Test Stand <noreply@raptorengineeringinc.com>
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Timothy Pearson
2016-04-06 13:27:04 -05:00
parent 1d9370b3a5
commit e9205d537c
2 changed files with 12 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/asus/kcma-d8/romstage.c
View File

@@ -324,6 +324,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
uint32_t bsp_apicid = 0, val; uint32_t bsp_apicid = 0, val;
uint8_t byte; uint8_t byte;
uint8_t power_on_reset = 0;
msr_t msr; msr_t msr;
int s3resume = acpi_is_wakeup_s3(); int s3resume = acpi_is_wakeup_s3();
@@ -388,6 +389,10 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup sysinfo defaults */ /* Setup sysinfo defaults */
set_sysinfo_in_ram(0); set_sysinfo_in_ram(0);
if (!sb7xx_51xx_decode_last_reset())
power_on_reset = 1;
initialize_mca(1, power_on_reset);
update_microcode(val); update_microcode(val);
post_code(0x33); post_code(0x33);
@@ -404,6 +409,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup any mainboard PCI settings etc. */ /* Setup any mainboard PCI settings etc. */
setup_mb_resource_map(); setup_mb_resource_map();
initialize_mca(0, power_on_reset);
post_code(0x36); post_code(0x36);
/* Wait for all the APs core0 started by finalize_node_setup. */ /* Wait for all the APs core0 started by finalize_node_setup. */

6
src/mainboard/asus/kgpe-d16/romstage.c
View File

@@ -365,6 +365,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
uint32_t bsp_apicid = 0, val; uint32_t bsp_apicid = 0, val;
uint8_t byte; uint8_t byte;
uint8_t power_on_reset = 0;
msr_t msr; msr_t msr;
int s3resume = acpi_is_wakeup_s3(); int s3resume = acpi_is_wakeup_s3();
@@ -429,6 +430,10 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup sysinfo defaults */ /* Setup sysinfo defaults */
set_sysinfo_in_ram(0); set_sysinfo_in_ram(0);
if (!sb7xx_51xx_decode_last_reset())
power_on_reset = 1;
initialize_mca(1, power_on_reset);
update_microcode(val); update_microcode(val);
post_code(0x33); post_code(0x33);
@@ -445,6 +450,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Setup any mainboard PCI settings etc. */ /* Setup any mainboard PCI settings etc. */
setup_mb_resource_map(); setup_mb_resource_map();
initialize_mca(0, power_on_reset);
post_code(0x36); post_code(0x36);
/* Wait for all the APs core0 started by finalize_node_setup. */ /* Wait for all the APs core0 started by finalize_node_setup. */