util/inteltool: add Meteor Lake support
Based on: Intel Core Ultra Processor External Design Specification Meteor Lake SOC IO Registers Meteor Lake-U/H/U Type4 and Arrow Lake-U/H GPIO Implementation Summary Change-Id: I7473119fa97c57cd2a1303f08f964abd0ca96270 Signed-off-by: Filip Lewiński <filip.lewinski@3mdeb.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/81843 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michał Kopeć <michal.kopec@3mdeb.com>
This commit is contained in:
committed by
Martin L Roth
parent
6d5cc39a78
commit
eacc1c7ea9
@@ -179,6 +179,14 @@ void pcr_init(struct pci_dev *const sb)
|
||||
case PCI_DEVICE_ID_INTEL_WM790:
|
||||
case PCI_DEVICE_ID_INTEL_C262:
|
||||
case PCI_DEVICE_ID_INTEL_C266:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_0:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_1:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_2:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_3:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_4:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_5:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_6:
|
||||
case PCI_DEVICE_ID_INTEL_MTL_7:
|
||||
sbbar_phys = 0xe0000000;
|
||||
use_p2sb = false;
|
||||
break;
|
||||
|
Reference in New Issue
Block a user