sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cpu/amd/geode_gx2/cache_as_ram.inc: Remove illegal ASCII art

Browse Source 
Embedding comments inside comments is illegal in the C specification,
Clang enforces this.

Change-Id: I0a468e4196034b00dfc5860fdbbab7788e4fef77
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/6154
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Edward O'Callaghan
2014-06-28 19:07:33 +10:00
parent 9c41063713
commit efe2435fec
1 changed files with 9 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
src/cpu/amd/geode_gx2/cache_as_ram.inc
View File

@@ -26,17 +26,17 @@
#define GX2_CACHEWAY_SIZE (GX2_NUM_CACHELINES * GX2_CACHELINE_SIZE) #define GX2_CACHEWAY_SIZE (GX2_NUM_CACHELINES * GX2_CACHELINE_SIZE)
#define CR0_CD 0x40000000 /* bit 30 = Cache Disable */ #define CR0_CD 0x40000000 /* bit 30 = Cache Disable */
#define CR0_NW 0x20000000 /* bit 29 = Not Write Through */ #define CR0_NW 0x20000000 /* bit 29 = Not Write Through */
#include <cpu/amd/gx2def.h> #include <cpu/amd/gx2def.h>
#include <cpu/x86/post_code.h> #include <cpu/x86/post_code.h>
/***************************************************************************
/** /*
/** DCacheSetup * DCacheSetup
/** *
/** Setup data cache for use as RAM for a stack. * Setup data cache for use as RAM for a stack.
/** *
/** Max. size data cache =0x4000 (16KB) * Max. size data cache =0x4000 (16KB)
/** */
/***************************************************************************/
DCacheSetup: DCacheSetup:
/* Save the BIST result */ /* Save the BIST result */
movl %eax, %ebx movl %eax, %ebx
@@ -201,4 +201,3 @@ __main:
post_code(POST_DEAD_CODE) post_code(POST_DEAD_CODE)
hlt hlt
jmp .Lhlt jmp .Lhlt