sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

crossgcc: Add RISC-V support

Browse Source 
Change-Id: If1e0f7ed21f67d7a185dad251ede81ddbc18c4e5
Signed-off-by: Patrick Georgi <patrick@georgi-clan.de>
Reviewed-on: http://review.coreboot.org/8629
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Patrick Georgi
2015-03-07 10:57:25 +01:00
committed by Patrick Georgi
parent 53c388fe6d
commit f0bbc95f12
5 changed files with 21070 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
util/crossgcc/Makefile
View File

@@ -1,4 +1,4 @@
all: build-i386 build-armv7a build-aarch64 build-mips
all: build-i386 build-armv7a build-aarch64 build-mips build-riscv
build-i386:
bash ./buildgcc -G -p i386-elf
@@ -12,6 +12,9 @@ build-aarch64:
build-mips:
bash ./buildgcc -G -p mips-elf
build-mips:
bash ./buildgcc -G -p riscv-elf
.PHONY: build-i386-without-gdb
build-i386-without-gdb:
bash ./buildgcc -p i386-elf
@@ -28,6 +31,10 @@ build-aarch64-without-gdb:
build-mips-without-gdb:
bash ./buildgcc -p mips-elf
.PHONY: build-riscv-without-gdb
build-riscv-without-gdb:
bash ./buildgcc -p riscv-elf
clean:
rm -rf xgcc