sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

crossgcc: Add RISC-V support

Browse Source 
Change-Id: If1e0f7ed21f67d7a185dad251ede81ddbc18c4e5
Signed-off-by: Patrick Georgi <patrick@georgi-clan.de>
Reviewed-on: http://review.coreboot.org/8629
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Patrick Georgi
2015-03-07 10:57:25 +01:00
committed by Patrick Georgi
parent 53c388fe6d
commit f0bbc95f12
5 changed files with 21070 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
util/crossgcc/buildgcc
View File

@ -230,6 +230,7 @@ case "$TARGETARCH" in
i386-elf) ;;
i386-mingw32) ;;
mipsel-elf) ;;
riscv-elf) ;;
i386*) TARGETARCH=i386-elf;;
arm*) TARGETARCH=armv7-a-eabi;;
aarch64*) TARGETARCH=aarch64-elf;;