sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

util/spd_tools: Add support for 7500 MT/s lp5 modules

Browse Source 
spd_tools does not support LP5x modules yet, and the easiest way to do
this is to add support for 7500 MT/s in lp5.go (reference the comments
on CB:65063).

BUG=b:238674174
BRANCH=firmware-brya-14505.B
TEST=With follow-on CL, run:
     util/spd_tools/bin/spd_gen spd/lp5/memory_parts.json lp5

Signed-off-by: Jack Rosenthal <jrosenth@chromium.org>
Change-Id: I1558d69bc6f28c02c20aa9cd87d4543c1cf52afd
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65794
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Reka Norman <rekanorman@chromium.org>
Reviewed-by: Caveh Jalali <caveh@chromium.org>
This commit is contained in:
Jack Rosenthal
2022-07-12 12:33:34 -06:00
committed by Tim Wawrzynczak
parent e75bb01efa
commit f77fa2f7a9
1 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
util/spd_tools/src/spd_gen/lp5.go
View File

@@ -205,6 +205,7 @@ var LP5SetInfo = map[int]LP5Set{
* = 1 / (speed grade / 2 / WCK:CK) // "double data rate" * = 1 / (speed grade / 2 / WCK:CK) // "double data rate"
*/ */
speedToTCKMinPs: map[int]int{ speedToTCKMinPs: map[int]int{
7500 : 1066, /* 1 / (7500 / 2 / 4) */
6400 : 1250, /* 1 / (6400 / 2 / 4) */ 6400 : 1250, /* 1 / (6400 / 2 / 4) */
5500 : 1455, /* 1 / (5500 / 2 / 4) */ 5500 : 1455, /* 1 / (5500 / 2 / 4) */
}, },
@@ -368,6 +369,10 @@ var LP5BankArchToSPDEncoding = map[int]LP5BankArchParams{
* From Table 220 of JESD209-5B, using a 4:1 WCK:CK ratio and Set 0. * From Table 220 of JESD209-5B, using a 4:1 WCK:CK ratio and Set 0.
*/ */
var LP5SpeedMbpsToSPDEncoding = map[int]LP5SpeedParams{ var LP5SpeedMbpsToSPDEncoding = map[int]LP5SpeedParams{
7500: {
defaultTCKMinPs : 266, /* 1 / (7500 / 2) */
MaxCASLatency: 20,
},
6400: { 6400: {
defaultTCKMinPs : 312, /* 1 / (6400 / 2) */ defaultTCKMinPs : 312, /* 1 / (6400 / 2) */
MaxCASLatency: 17, MaxCASLatency: 17,