sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

amd/stoneyridge: Clean up include files in northbridge.h

Browse Source 
Add an extra include file to northbridge.c for completeness.  cpu/msr.h
is already included in cpu/amd/mtrr.h which allows the file to build
properly.

Remove include files that are no longer required for the file.

Change-Id: I3e5ab39fd0640d2983fc5b7b202fb65d42c5ce3d
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/21615
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Marshall Dawson
2017-09-20 18:01:41 -06:00
committed by Aaron Durbin
parent b617211910
commit f82aa10d56
1 changed files with 1 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/soc/amd/stoneyridge/northbridge.c
View File

@@ -22,11 +22,10 @@
#include <console/console.h> #include <console/console.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/cpu.h> #include <cpu/cpu.h>
#include <cpu/x86/msr.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci.h> #include <device/pci.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include <device/hypertransport.h>
#include <lib.h>
#include <agesawrapper.h> #include <agesawrapper.h>
#include <agesawrapper_call.h> #include <agesawrapper_call.h>
#include <soc/northbridge.h> #include <soc/northbridge.h>
@@ -35,15 +34,6 @@
#include <stdlib.h> #include <stdlib.h>
#include <string.h> #include <string.h>
/*
* AMD vendorcode files. Place at the end so coreboot defaults and maintained
* and not set by vendorcode
*/
#include <AGESA.h>
#include <FieldAccessors.h>
#include <Porting.h>
#include <Topology.h>
typedef struct dram_base_mask { typedef struct dram_base_mask {
u32 base; /* [47:27] at [28:8] */ u32 base; /* [47:27] at [28:8] */
u32 mask; /* [47:27] at [28:8] and enable at bit 0 */ u32 mask; /* [47:27] at [28:8] and enable at bit 0 */