sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

AGESA: Drop unused northbridge/common

Browse Source 
Change-Id: I8c783e966cf90c6def28d87f07903f50a11487d0
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/21476
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Kyösti Mälkki 2017-09-10 07:19:16 +03:00
parent f7ca672118
commit fdf668795b
3 changed files with 0 additions and 130 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/northbridge/amd/agesa/common/Makefile.inc
View File

@ -1,19 +0,0 @@
#
# This file is part of the coreboot project.
#
# Copyright (C) 2014 Sage Electronic Engineering, LLC
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; version 2 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
romstage-y += ../../../../device/dram/ddr3.c
romstage-y += common.c
ramstage-y += common.c

81
src/northbridge/amd/agesa/common/common.c
View File

@ -1,81 +0,0 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Sage Electronic Engineering, LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include "AGESA.h"
#include "common.h"
#include <device/dram/ddr3.h>
#include <string.h>
#include <cbfs.h>
AGESA_STATUS common_ReadCbfsSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr)
{
#ifdef __PRE_RAM__
AGESA_READ_SPD_PARAMS *info = ConfigPtr;
size_t spd_file_length;
if (info->MemChannelId > CONFIG_AGESA_DDR3_CHANNEL_MAX)
return AGESA_ERROR;
if (info->SocketId != 0)
return AGESA_ERROR;
if (info->DimmId != 0)
return AGESA_ERROR;
char *spd_file;
spd_file = cbfs_boot_map_with_leak("spd.bin", CBFS_TYPE_SPD_BIN,
&spd_file_length);
if (!spd_file)
die("file [spd.bin] not found in CBFS");
printk(BIOS_DEBUG, "\nCBFS SPD file length = 0x%x bytes\n", (unsigned int)spd_file_length);
if (CONFIG_MULTIPLE_DDR_SPD) {
struct multi_spd_info *spd_info = (struct multi_spd_info *)info->Buffer;
printk(BIOS_DEBUG, "Multiple DDR SPD: using offset %d\n", spd_info->offset);
if (spd_info->offset > (spd_file_length / spd_info->size))
printk(BIOS_EMERG, "Multiple SPD offset is greater than SPD length\n");
else {
spd_file += spd_info->offset * spd_info->size;
spd_file_length = spd_info->size;
}
}
memcpy((char*)info->Buffer, spd_file, spd_file_length);
u16 crc = spd_ddr3_calc_crc(info->Buffer, spd_file_length);
if (crc == 0) {
printk(BIOS_EMERG, "Error: Unable to calculate CRC on SPD\n");
return AGESA_UNSUPPORTED;
}
if (((info->Buffer[SPD_CRC_LO] == 0) && (info->Buffer[SPD_CRC_HI] == 0))
|| (info->Buffer[SPD_CRC_LO] != (crc & 0xff))
|| (info->Buffer[SPD_CRC_HI] != (crc >> 8))) {
printk(BIOS_WARNING, "SPD CRC %02x%02x is invalid, should be %04x\n",
info->Buffer[SPD_CRC_HI], info->Buffer[SPD_CRC_LO], crc);
info->Buffer[SPD_CRC_LO] = crc & 0xff;
info->Buffer[SPD_CRC_HI] = crc >> 8;
u16 i;
printk(BIOS_SPEW, "\nDisplay the SPD");
for (i = 0; i < spd_file_length; i++) {
if ((i % 16) == 0x00)
printk(BIOS_SPEW, "\n%02x: ",i);
printk(BIOS_SPEW, "%02x ", info->Buffer[i]);
}
printk(BIOS_SPEW, "\n");
}
return AGESA_SUCCESS;
#else
return AGESA_UNSUPPORTED;
#endif
}

30
src/northbridge/amd/agesa/common/common.h
View File

@ -1,30 +0,0 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Sage Electronic Engineering, LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef _AGESA_COMMON_H_
#define _AGESA_COMMON_H_
#define SPD_CRC_HI 127
#define SPD_CRC_LO 126
struct multi_spd_info {
u8 offset; // defines spd 0,1,...
u8 size; // defines spd size
};
AGESA_STATUS
common_ReadCbfsSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr);
#endif