soc/intel/xeon_sp/cpx: Use FSP repo
Some headers in vendorcode are still needed but the UPD definitions can be taken from the FSP repo. Change-Id: I7bb96649ecba9d313cfce50af202aabcf610680f Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57457 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
committed by
Patrick Georgi
parent
a767a14878
commit
ffa61b0f60
@@ -4,11 +4,13 @@ if SOC_INTEL_COOPERLAKE_SP
|
||||
|
||||
config SOC_SPECIFIC_OPTIONS
|
||||
def_bool y
|
||||
select HAVE_INTEL_FSP_REPO
|
||||
|
||||
config FSP_HEADER_PATH
|
||||
string "Location of FSP headers"
|
||||
depends on MAINBOARD_USES_FSP2_0
|
||||
default "src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp"
|
||||
default "3rdparty/fsp/CedarIslandFspBinPkg/Include"
|
||||
|
||||
config FSP_FD_PATH
|
||||
default "3rdparty/fsp/CedarIslandFspBinPkg/Fsp.fd"
|
||||
|
||||
config MAX_SOCKET
|
||||
int
|
||||
|
@@ -16,6 +16,7 @@ ramstage-$(CONFIG_DISPLAY_HOBS) += hob_display.c
|
||||
ramstage-$(CONFIG_DISPLAY_UPD_DATA) += upd_display.c
|
||||
|
||||
CPPFLAGS_common += -I$(src)/soc/intel/xeon_sp/cpx/include -I$(src)/soc/intel/xeon_sp/cpx
|
||||
CPPFLAGS_common += -I$(src)/vendorcode/intel/fsp/fsp2_0/cooperlake_sp
|
||||
|
||||
CPPFLAGS_common += -include $(src)/soc/intel/xeon_sp/cpx/include/soc/fsp_upd.h
|
||||
|
||||
|
Reference in New Issue
Block a user