0210119b4b
Change-Id: If56f2cacc5f1b2ef9c7b6aea508d458a43dd1309 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/3397 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
59 lines
1.9 KiB
C
59 lines
1.9 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2009 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <usbdebug.h>
|
|
#include <device/pci_def.h>
|
|
#include <device/pci.h>
|
|
#include "pch.h"
|
|
#include <delay.h>
|
|
#if !defined (__PRE_RAM__) && !defined (__SMM__)
|
|
#define PCI_DEV(bus, dev, fn) dev_find_slot (bus, PCI_DEVFN (dev, fn))
|
|
#endif
|
|
|
|
|
|
void enable_usbdebug(unsigned int port)
|
|
{
|
|
u32 dbgctl;
|
|
device_t dev = PCI_DEV(0, 0x1a, 0); /* USB EHCI, D29:F7 */
|
|
device_t bdev = PCI_DEV(0, 0, 0); /* USB EHCI, D29:F7 */
|
|
|
|
/* Set the EHCI BAR address. */
|
|
pci_write_config32(dev, EHCI_BAR_INDEX, CONFIG_EHCI_BAR);
|
|
|
|
/* Enable access to the EHCI memory space registers. */
|
|
pci_write_config16(dev, PCI_COMMAND, PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER | PCI_COMMAND_SERR);
|
|
|
|
pci_write_config16(bdev, PCI_COMMAND, PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER);
|
|
|
|
/* Force ownership of the Debug Port to the EHCI controller. */
|
|
dbgctl = read32(CONFIG_EHCI_BAR + CONFIG_EHCI_DEBUG_OFFSET);
|
|
dbgctl |= (1 << 30);
|
|
write32(CONFIG_EHCI_BAR + CONFIG_EHCI_DEBUG_OFFSET, dbgctl);
|
|
}
|
|
|
|
/* Required for successful build, but currently empty. */
|
|
void set_debug_port(unsigned int port)
|
|
{
|
|
/* Not needed, the ICH* southbridges hardcode physical USB port 1. */
|
|
}
|
|
|