0377a369b9
This board is the only user of these ancient chipsets, so we'll do all in one go. Also wipe out some extra headers. Change-Id: I22c172d577e6072562d8fcfa58145ec62473823e Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/30688 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
45 lines
741 B
Plaintext
45 lines
741 B
Plaintext
if BOARD_AOPEN_DXPLPLUSU
|
|
|
|
config BOARD_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select CPU_INTEL_SOCKET_MPGA604
|
|
select NORTHBRIDGE_INTEL_E7505
|
|
select SOUTHBRIDGE_INTEL_I82870
|
|
select SOUTHBRIDGE_INTEL_I82801DX
|
|
select SUPERIO_SMSC_LPC47M10X
|
|
# select HAVE_PIRQ_TABLE
|
|
# select PIRQ_ROUTE
|
|
select UDELAY_TSC
|
|
select HAVE_ACPI_TABLES
|
|
select BOARD_ROMSIZE_KB_2048
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default aopen/dxplplusu
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "DXPL Plus-U"
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 12
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 4
|
|
|
|
config C_ENV_BOOTBLOCK_SIZE
|
|
hex
|
|
default 0x4000
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
|
|
hex
|
|
default 0x0
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
|
|
hex
|
|
default 0x0
|
|
|
|
endif # BOARD_AOPEN_DXPLPLUSU
|