sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
06639f2abf86bd0eef9c7808b7e724450d1408b8
system76-coreboot/src
History
Zhanyong Wang 06639f2abf soc/mediatek/mt8192: Refactor USB code among similar SoCs 
Adjust ssusb register layout and offset accroding mt8192 Soc
then refactor USB code which will be reused among similar SoCs

Signed-off-by: Tianping Fang <tianping.fang@mediatek.com>
Signed-off-by: Zhanyong Wang <zhanyong.wang@mediatek.com>
Change-Id: Icb4cc304654b5fb7cf20b96ab83a22663bfeab63
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45396
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
2020-10-12 08:55:53 +00:00
..
acpi
acpi: Add SSDT pstate helper functions
2020-09-22 16:06:34 +00:00
arch
arch/x86/smbios: Update SMBIOS type 0 ec version
2020-10-12 08:42:57 +00:00
commonlib
src/commonlib: Drop unneeded empty lines
2020-09-21 15:53:25 +00:00
console
src/console: Drop unneeded empty lines
2020-09-21 15:52:42 +00:00
cpu
drivers/spi: Add BOOT_DEVICE_SPI_FLASH_NO_EARLY_WRITES config
2020-10-02 23:11:04 +00:00
device
pci_device: Add a helper function for determining if PCI device is wake source
2020-10-11 02:13:17 +00:00
drivers
drivers/i2c/nct7802y: Configure remote diodes and local sensor
2020-10-11 11:24:19 +00:00
ec
ec/kontron/kempld: Reflow long lines
2020-10-11 11:19:07 +00:00
include
arch/x86/smbios: Update SMBIOS type 0 ec version
2020-10-12 08:42:57 +00:00
lib
trogdor: Modify DDR training to use mrc_cache
2020-10-09 19:45:40 +00:00
mainboard
mb/google/dedede: Enable SaGv support
2020-10-12 08:52:12 +00:00
northbridge
nb/intel/ironlake: Move register headers into a subfolder
2020-10-10 20:00:00 +00:00
security
security/intel/txt: Add and use DPR register layout
2020-10-12 08:52:58 +00:00
soc
soc/mediatek/mt8192: Refactor USB code among similar SoCs
2020-10-12 08:55:53 +00:00
southbridge
sb/intel/lynxpoint/pcie.c: fix typo in comment
2020-10-12 08:36:02 +00:00
superio
superio/ite: Distinguish between chips for PECI readings
2020-09-22 01:11:02 +00:00
vendorcode
vc/intel/fsp/fsp2_0/cpx_sp: Expose DIMM Present and DdrVoltage fields
2020-10-08 12:08:31 +00:00
Kconfig
sconfig: Allow chipset to provide a base devicetree
2020-10-09 23:25:46 +00:00