Sven Schnelle
07ca1c47b2
X60: LPC bus is LPCB, not LPC
Signed-off-by: Sven Schnelle <svens@stackframe.org>
Acked-by: Sven Schnelle <svens@stackframe.org>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6446 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2011-03-14 15:23:44 +00:00
..
2011-03-08 07:50:43 +00:00
2010-09-30 16:55:02 +00:00
2011-01-28 07:47:35 +00:00
2011-03-04 20:01:15 +00:00
2011-03-01 19:58:47 +00:00
2010-12-26 16:49:57 +00:00
2011-03-14 08:18:27 +00:00
2011-03-01 21:51:29 +00:00
2011-01-28 08:05:54 +00:00
2011-03-14 15:23:44 +00:00
Enable mahogany_fam10 and Kino family 10h to run the SB HT link at the expected HT3 frequency and width by matching the BUID swap list to the production BIOS. In addition, the BUID swap list has been moved into the project-specific file romstage.c for the other 13 AMD family 10h projects as well. For projects using a desktop AMD family 10h processor, pasting in the mahogany_fam10 swap list will likely allow HT3 operation. This should be confirmed on real hardware before commiting any swap list change. A different swap list will be needed for server projects. For serengeti_cheetah_fam10, a reference BIOS swap list to try is: 0x00, 0x0A, 0x00, 0x06, 0xFF, 0x0A, 0x06, 0xFF.
2011-03-08 23:01:46 +00:00
2011-03-08 20:49:18 +00:00
2011-03-03 20:52:50 +00:00
2011-03-03 08:29:03 +00:00
2011-02-14 18:30:54 +00:00
2011-03-01 19:58:47 +00:00
2011-01-05 02:27:53 +00:00