Files
system76-coreboot/src/cpu/amd
Xavi Drudis Ferran 0e5d3e16b4 Improving BKDG implementation of P-states,
CPU and northbridge frequency and voltage
handling for Fam 10 in SVI mode.

I didn't understand quite why it did that iwth F3xA0 (Power
Control Misc Register) so I moved Pll Lock time to rules in defaults.h
and reimplemented F3xA0 programming. A later patch will remove
a part I don't know what's mean to do.

Signed-off-by: Xavi Drudis Ferran <xdrudis@tinet.cat>
Acked-by: Marc Jones <marcj303@gmail.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6396 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2011-02-28 00:18:43 +00:00
..
2010-12-18 23:30:59 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00
2010-12-18 23:29:37 +00:00