112c2277f5
Since the acpi_add_fsp_tables implementation is identical for all SoCs, factor it out and move it to the common AMD FSP code. Also guard the acpi_add_fsp_tables call in soc_acpi_write_tables with if (CONFIG(PLATFORM_USES_FSP2_0)) to properly handle the FSP dependency. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I8917a346f586e77b3b3278c73aed8cf61f3c9e6a Reviewed-on: https://review.coreboot.org/c/coreboot/+/80225 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
98 lines
2.3 KiB
C
98 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* TODO: Update for Glinda */
|
|
/* TODO: See what can be made common */
|
|
|
|
/* ACPI - create the Fixed ACPI Description Tables (FADT) */
|
|
|
|
#include <acpi/acpi.h>
|
|
#include <acpi/acpigen.h>
|
|
#include <amdblocks/acpi.h>
|
|
#include <amdblocks/cppc.h>
|
|
#include <amdblocks/cpu.h>
|
|
#include <amdblocks/acpimmio.h>
|
|
#include <amdblocks/ioapic.h>
|
|
#include <arch/ioapic.h>
|
|
#include <arch/smp/mpspec.h>
|
|
#include <console/console.h>
|
|
#include <cpu/amd/cpuid.h>
|
|
#include <device/device.h>
|
|
#include <soc/iomap.h>
|
|
#include <types.h>
|
|
#include "chip.h"
|
|
|
|
/*
|
|
* Reference section 5.2.9 Fixed ACPI Description Table (FADT)
|
|
* in the ACPI 3.0b specification.
|
|
*/
|
|
void acpi_fill_fadt(acpi_fadt_t *fadt)
|
|
{
|
|
const struct soc_amd_glinda_config *cfg = config_of_soc();
|
|
|
|
printk(BIOS_DEBUG, "pm_base: 0x%04x\n", ACPI_IO_BASE);
|
|
|
|
fadt->pm1a_evt_blk = ACPI_PM_EVT_BLK;
|
|
fadt->pm1a_cnt_blk = ACPI_PM1_CNT_BLK;
|
|
fadt->pm_tmr_blk = ACPI_PM_TMR_BLK;
|
|
fadt->gpe0_blk = ACPI_GPE0_BLK;
|
|
|
|
fadt->pm1_evt_len = 4; /* 32 bits */
|
|
fadt->pm1_cnt_len = 2; /* 16 bits */
|
|
fadt->pm_tmr_len = 4; /* 32 bits */
|
|
fadt->gpe0_blk_len = 8; /* 64 bits */
|
|
|
|
fill_fadt_extended_pm_io(fadt);
|
|
|
|
fadt->iapc_boot_arch = cfg->common_config.fadt_boot_arch; /* legacy free default */
|
|
fadt->flags |= ACPI_FADT_WBINVD | /* See table 5-34 ACPI 6.3 spec */
|
|
ACPI_FADT_C1_SUPPORTED |
|
|
ACPI_FADT_S4_RTC_WAKE |
|
|
ACPI_FADT_32BIT_TIMER |
|
|
ACPI_FADT_PCI_EXPRESS_WAKE |
|
|
ACPI_FADT_PLATFORM_CLOCK |
|
|
ACPI_FADT_S4_RTC_VALID |
|
|
ACPI_FADT_REMOTE_POWER_ON;
|
|
if (cfg->s0ix_enable)
|
|
fadt->flags |= ACPI_FADT_LOW_PWR_IDLE_S0;
|
|
|
|
fadt->flags |= cfg->common_config.fadt_flags; /* additional board-specific flags */
|
|
}
|
|
|
|
unsigned long soc_acpi_write_tables(const struct device *device, unsigned long current,
|
|
acpi_rsdp_t *rsdp)
|
|
{
|
|
/* TODO: look into adding CRAT */
|
|
|
|
/* IVRS */
|
|
current = acpi_add_ivrs_table(current, rsdp);
|
|
|
|
if (CONFIG(PLATFORM_USES_FSP2_0))
|
|
current = acpi_add_fsp_tables(current, rsdp);
|
|
|
|
return current;
|
|
}
|
|
|
|
const acpi_cstate_t cstate_cfg_table[] = {
|
|
[0] = {
|
|
.ctype = 1,
|
|
.latency = 1,
|
|
.power = 0,
|
|
},
|
|
[1] = {
|
|
.ctype = 2,
|
|
.latency = 0x12,
|
|
.power = 0,
|
|
},
|
|
[2] = {
|
|
.ctype = 3,
|
|
.latency = 350,
|
|
.power = 0,
|
|
},
|
|
};
|
|
|
|
const acpi_cstate_t *get_cstate_config_data(size_t *size)
|
|
{
|
|
*size = ARRAY_SIZE(cstate_cfg_table);
|
|
return cstate_cfg_table;
|
|
}
|