14caed85e1
Enable users to set the EC_EXTERNAL_FIRMWARE config flag, and actively ignore anything related to EC firmware board names if enabled. BUG=none BRANCH=none CQ-DEPEND=CL:344540 TEST=emerge-samus coreboot works Change-Id: I02aa1e4bc0c98300105b83a12979e9368a40cbcf Signed-off-by: Martin Roth <martinroth@chromium.org> Original-Commit-Id: 4f0b6fd10aa89fbb38bdebf14b8a82d52e9ee233 Original-Change-Id: I39c3038d059ec3d7710b864061fcf83b8d6d4d13 Original-Signed-off-by: Patrick Georgi <pgeorgi@google.com> Original-Reviewed-on: https://chromium-review.googlesource.com/345584 Original-Reviewed-by: Aaron Durbin <adurbin@google.com> Original-Commit-Queue: Martin Roth <martinroth@chromium.org> Original-Trybot-Ready: Martin Roth <martinroth@chromium.org> Original-Tested-by: Martin Roth <martinroth@chromium.org> Reviewed-on: https://review.coreboot.org/15938 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
109 lines
2.6 KiB
Plaintext
109 lines
2.6 KiB
Plaintext
config EC_GOOGLE_CHROMEEC
|
|
bool
|
|
help
|
|
Google's Chrome EC
|
|
|
|
config EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
|
|
depends on EC_GOOGLE_CHROMEEC_LPC
|
|
def_bool n
|
|
help
|
|
When defined, ACPI accesses EC memmap data on ports 66h/62h. When
|
|
not defined, the memmap data is instead accessed on 900h-9ffh via
|
|
the LPC bus.
|
|
|
|
config EC_GOOGLE_CHROMEEC_I2C
|
|
depends on EC_GOOGLE_CHROMEEC
|
|
bool
|
|
default n
|
|
help
|
|
Google's Chrome EC via I2C bus.
|
|
|
|
config EC_GOOGLE_CHROMEEC_I2C_BUS
|
|
depends on EC_GOOGLE_CHROMEEC_I2C
|
|
hex "I2C bus for Google's Chrome EC"
|
|
|
|
config EC_GOOGLE_CHROMEEC_I2C_CHIP
|
|
depends on EC_GOOGLE_CHROMEEC_I2C
|
|
hex
|
|
default 0x1e
|
|
|
|
config EC_GOOGLE_CHROMEEC_I2C_PROTO3
|
|
depends on EC_GOOGLE_CHROMEEC_I2C
|
|
bool
|
|
default n
|
|
help
|
|
Use only proto3 for i2c EC communication.
|
|
|
|
config EC_GOOGLE_CHROMEEC_LPC
|
|
depends on EC_GOOGLE_CHROMEEC && ARCH_X86 # Needs Plug-and-play.
|
|
def_bool y
|
|
help
|
|
Google Chrome EC via LPC bus.
|
|
|
|
config EC_GOOGLE_CHROMEEC_MEC
|
|
depends on EC_GOOGLE_CHROMEEC_LPC
|
|
def_bool n
|
|
help
|
|
Microchip EC variant for LPC register access.
|
|
|
|
config EC_GOOGLE_CHROMEEC_PD
|
|
depends on EC_GOOGLE_CHROMEEC
|
|
def_bool n
|
|
help
|
|
Indicates that Google's Chrome USB PD chip is present.
|
|
|
|
config EC_GOOGLE_CHROMEEC_SPI
|
|
depends on EC_GOOGLE_CHROMEEC
|
|
def_bool n
|
|
help
|
|
Google's Chrome EC via SPI bus.
|
|
|
|
config EC_GOOGLE_CHROMEEC_SPI_BUS
|
|
depends on EC_GOOGLE_CHROMEEC_SPI
|
|
hex
|
|
|
|
config EC_GOOGLE_CHROMEEC_SPI_WAKEUP_DELAY_US
|
|
depends on EC_GOOGLE_CHROMEEC_SPI
|
|
int
|
|
default 0
|
|
help
|
|
Force delay after asserting /CS to allow EC to wakeup.
|
|
|
|
config EC_GOOGLE_CHROMEEC_SPI_CHIP
|
|
depends on EC_GOOGLE_CHROMEEC_SPI
|
|
hex
|
|
default 0
|
|
|
|
config EC_EXTERNAL_FIRMWARE
|
|
depends on EC_GOOGLE_CHROMEEC
|
|
bool "Disable building EC firmware"
|
|
default n
|
|
help
|
|
Disable building EC firmware if it's already built externally (and
|
|
added manually.)
|
|
|
|
config EC_GOOGLE_CHROMEEC_BOARDNAME
|
|
depends on EC_GOOGLE_CHROMEEC && !EC_EXTERNAL_FIRMWARE
|
|
string "Chrome EC board name for EC"
|
|
default ""
|
|
help
|
|
The board name used in the Chrome EC code base to build
|
|
the EC firmware. If set, the coreboot build with also
|
|
build the EC firmware and add it to the image.
|
|
|
|
config EC_GOOGLE_CHROMEEC_PD_BOARDNAME
|
|
depends on EC_GOOGLE_CHROMEEC_PD && !EC_EXTERNAL_FIRMWARE
|
|
string "Chrome EC board name for PD"
|
|
default ""
|
|
help
|
|
The board name used in the Chrome EC code base to build
|
|
the PD firmware. If set, the coreboot build with also
|
|
build the EC firmware and add it to the image.
|
|
|
|
config EC_GOOGLE_CHROMEEC_RTC
|
|
depends on EC_GOOGLE_CHROMEEC
|
|
bool "Enable Chrome OS EC RTC"
|
|
help
|
|
Enable support for the real-time clock on the Chrome OS EC. This
|
|
uses the EC_CMD_RTC_GET_VALUE command to read the current time.
|