Files
system76-coreboot/src/mainboard
Patrick Rudolph 6308e0e92f mb/hp: Add new port compaq_8200_elite_sff
Add new port based on autoport.

The board uses a NPCD378 SuperIO, that is full of custom hardware.

The 8MiB flash SOIC-8 can be accessed after cutting of a part of the
DIMM slot holder. The flash IC has no diode, powering a part of the
board while flashing externaly, including the Standby-LED.

The following have been tested and is working:
* Native raminit with up to four DIMMs
* Libgfxinit on DisplayPort
* USB
* EHCI debug
* Serial on RS232
* Ethernet
* PCIe on x4
* PCIe on x16
* SATA
* Booting GNU Linux 4.14 using SeaBIOS 1.11.1 as payload
* Flashing internaly
* PS/2 is working

Untested:
* PCI slot
* LPT port
* VBIOS
* S3 resume

Not working:
* PSU fan managment (runs at 100%)
* Half of SuperIO functionality is unknown

TODO:
* Reverse engineer remaining SuperIO registers
* Reverse engineer SMM

Fixes on follow-up commits:
* Added PSU fan control
* Reverse engineered some of Super IO's HWM registers
* Added SMBIOS tables for IPMI

Change-Id: I4ee8da6349222fda8b6c30a7210ffdd65c183439
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/25385
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2018-05-24 15:05:19 +00:00
..
2018-05-09 13:15:59 +00:00
2018-05-08 03:03:23 +00:00
2018-05-09 13:16:12 +00:00
2018-05-09 13:13:17 +00:00
2018-05-08 17:49:19 +00:00
2018-05-09 10:09:39 +00:00
2018-05-09 10:09:35 +00:00
2018-05-08 14:22:27 +00:00
2018-05-08 14:22:05 +00:00
2018-05-09 16:19:48 +00:00
2018-05-07 17:45:02 +00:00
2018-05-08 03:04:17 +00:00
2018-05-08 17:50:02 +00:00
2018-05-08 14:23:12 +00:00
2018-05-07 13:20:27 +00:00
2018-05-24 12:17:31 +00:00
2018-05-08 14:22:51 +00:00