ba28e8d73b
Change-Id: Icfc35b73bacb60b1f21e71e70ad4418ec3e644f6 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16291 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins)
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2005 AMD
|
|
* Written by Yinghai Lu <yinghai.lu@amd.com> for AMD.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <device/pci_ids.h>
|
|
#include <device/pci_ops.h>
|
|
|
|
static void pcie_init(struct device *dev)
|
|
{
|
|
|
|
/* Enable pci error detecting */
|
|
uint32_t dword;
|
|
|
|
/* System error enable */
|
|
dword = pci_read_config32(dev, 0x04);
|
|
dword |= (1<<8); /* System error enable */
|
|
dword |= (1<<30); /* Clear possible errors */
|
|
pci_write_config32(dev, 0x04, dword);
|
|
|
|
}
|
|
|
|
static struct pci_operations lops_pci = {
|
|
.set_subsystem = 0,
|
|
};
|
|
|
|
static struct device_operations pcie_ops = {
|
|
.read_resources = pci_bus_read_resources,
|
|
.set_resources = pci_dev_set_resources,
|
|
.enable_resources = pci_bus_enable_resources,
|
|
.init = pcie_init,
|
|
.scan_bus = pci_scan_bridge,
|
|
.reset_bus = pci_bus_reset,
|
|
.ops_pci = &lops_pci,
|
|
|
|
};
|
|
|
|
static const struct pci_driver pcie_driver __pci_driver = {
|
|
.ops = &pcie_ops,
|
|
.vendor = PCI_VENDOR_ID_SERVERWORKS,
|
|
.device = PCI_DEVICE_ID_SERVERWORKS_BCM5780_PCIE,
|
|
};
|