176c8877ce
Allows compile-time optimisation on platforms that do not wish to enable runtime checking of X2APIC. Legacy lapic_cpu_init() is incompatible so there is dependency on PARALLEL_MP. Also stop_this_cpu() is incompatible, so there is dependency on !AP_IN_SIPI_WAIT. Since the code actually lacks enablement of X2APIC (apparently assuming the blob has done it) and the other small flaws pointed out in earlier reviews, X2APIC_RUNTIME is not selected per default on any platform yet. Change-Id: I8269f9639ee3e89a2c2b4178d266ba2dac46db3f Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55073 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <cpu/x86/lapic.h>
|
|
#include <console/console.h>
|
|
|
|
#if !CONFIG(XAPIC_ONLY)
|
|
#error "BUG: lapic_write_around() needs to be fixed for X2APIC."
|
|
#endif
|
|
|
|
void lapic_virtual_wire_mode_init(void)
|
|
{
|
|
/* this is so interrupts work. This is very limited scope --
|
|
* linux will do better later, we hope ...
|
|
*/
|
|
/* this is the first way we learned to do it. It fails on real SMP
|
|
* stuff. So we have to do things differently ...
|
|
* see the Intel mp1.4 spec, page A-3
|
|
*/
|
|
|
|
printk(BIOS_INFO, "Setting up local APIC...\n");
|
|
|
|
/* Enable the local APIC */
|
|
enable_lapic();
|
|
|
|
/*
|
|
* Set Task Priority to 'accept all'.
|
|
*/
|
|
lapic_write_around(LAPIC_TASKPRI,
|
|
lapic_read_around(LAPIC_TASKPRI) & ~LAPIC_TPRI_MASK);
|
|
|
|
/* Put the local APIC in virtual wire mode */
|
|
lapic_write_around(LAPIC_SPIV,
|
|
(lapic_read_around(LAPIC_SPIV) & ~(LAPIC_VECTOR_MASK))
|
|
| LAPIC_SPIV_ENABLE);
|
|
lapic_write_around(LAPIC_LVT0,
|
|
(lapic_read_around(LAPIC_LVT0) &
|
|
~(LAPIC_LVT_MASKED | LAPIC_LVT_LEVEL_TRIGGER |
|
|
LAPIC_LVT_REMOTE_IRR | LAPIC_INPUT_POLARITY |
|
|
LAPIC_SEND_PENDING | LAPIC_LVT_RESERVED_1 |
|
|
LAPIC_DELIVERY_MODE_MASK))
|
|
| (LAPIC_LVT_REMOTE_IRR | LAPIC_SEND_PENDING |
|
|
LAPIC_DELIVERY_MODE_EXTINT)
|
|
);
|
|
lapic_write_around(LAPIC_LVT1,
|
|
(lapic_read_around(LAPIC_LVT1) &
|
|
~(LAPIC_LVT_MASKED | LAPIC_LVT_LEVEL_TRIGGER |
|
|
LAPIC_LVT_REMOTE_IRR | LAPIC_INPUT_POLARITY |
|
|
LAPIC_SEND_PENDING | LAPIC_LVT_RESERVED_1 |
|
|
LAPIC_DELIVERY_MODE_MASK))
|
|
| (LAPIC_LVT_REMOTE_IRR | LAPIC_SEND_PENDING |
|
|
LAPIC_DELIVERY_MODE_NMI)
|
|
);
|
|
|
|
printk(BIOS_DEBUG, " apic_id: 0x%x ", lapicid());
|
|
printk(BIOS_INFO, "done.\n");
|
|
}
|