1825be291f
Tested on Via EPIA-NL8000EG with FILO payload booting FC9 (2.6.25 kernel) from SATA HDD. ACPI is working for PCI interrupt routing, some memory stuff and Soft-Off. USB/SATA Working VGA Console Working X Working via Onboard AGP Removed dsdt.c, fixed some whitespace. Signed-off-by: Jon Harrison <bothlyn@blueyonder.co.uk> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4549 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
144 lines
3.8 KiB
C
144 lines
3.8 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007 Corey Osgood <corey.osgood@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/*
|
|
* Note: Some of the VGA control registers are located on the memory
|
|
* controller. Registers are set both in raminit.c and northbridge.c.
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <arch/io.h>
|
|
#include <stdint.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <device/pci_ids.h>
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include <bitops.h>
|
|
#include <cpu/cpu.h>
|
|
#include "chip.h"
|
|
#include "northbridge.h"
|
|
#include "cn400.h"
|
|
#include "vgachip.h"
|
|
|
|
void write_protect_vgabios(void)
|
|
{
|
|
/* Don't bother for now. */
|
|
}
|
|
|
|
static void vga_init(device_t dev)
|
|
{
|
|
u8 reg8;
|
|
u32 temp;
|
|
#ifdef DEBUG_CN400
|
|
int i, j;
|
|
#endif
|
|
|
|
temp = (0xffffffff - CONFIG_FALLBACK_SIZE - 0xffff);
|
|
printk_debug("Copying BOCHS BIOS from 0x%08X to 0xf000\n", temp);
|
|
/*
|
|
* Copy BOCHS BIOS from 4G-CONFIG_FALLBACK_SIZE-64k (in flash) to 0xf0000 (in RAM)
|
|
* This is for compatibility with the VGA ROM's BIOS callbacks.
|
|
*/
|
|
//memcpy(0xf0000, (0xffffffff - CONFIG_ROM_SIZE - 0xffff), 0x10000);
|
|
memcpy(0xf0000, temp, 0x10000);
|
|
printk_debug("Initializing VGA\n");
|
|
|
|
/* Set memory rate to 200 MHz. */
|
|
outb(0x3d, CRTM_INDEX);
|
|
reg8 = inb(CRTM_DATA);
|
|
reg8 &= 0x0f;
|
|
reg8 |= (0x1 << 4);
|
|
outb(0x3d, CRTM_INDEX);
|
|
outb(reg8, CRTM_DATA);
|
|
|
|
/* Set framebuffer size. */
|
|
reg8 = (CONFIG_VIDEO_MB / 4);
|
|
outb(0x39, SR_INDEX);
|
|
outb(reg8, SR_DATA);
|
|
|
|
pci_write_config8(dev, 0x04, 0x07);
|
|
pci_write_config8(dev, 0x0d, 0x20);
|
|
pci_write_config32(dev, 0x10, 0xf0000008);
|
|
pci_write_config32(dev, 0x14, 0xf4000000);
|
|
|
|
printk_debug("INSTALL REAL-MODE IDT\n");
|
|
setup_realmode_idt();
|
|
printk_debug("DO THE VGA BIOS\n");
|
|
do_vgabios();
|
|
/* VGA seems to work without this, but crash & burn with it. */
|
|
// printk_debug("Enable VGA console\n");
|
|
// vga_enable_console();
|
|
|
|
/* It's not clear if these need to be programmed before or after
|
|
* the VGA BIOS runs. Try both, clean up later. */
|
|
/* Set memory rate to 200 MHz (again). */
|
|
outb(0x3d, CRTM_INDEX);
|
|
reg8 = inb(CRTM_DATA);
|
|
reg8 &= 0x0f;
|
|
reg8 |= (0x1 << 4);
|
|
outb(0x3d, CRTM_INDEX);
|
|
outb(reg8, CRTM_DATA);
|
|
|
|
/* Set framebuffer size (again). */
|
|
reg8 = (CONFIG_VIDEO_MB / 4);
|
|
outb(0x39, SR_INDEX);
|
|
outb(reg8, SR_DATA);
|
|
|
|
/* Clear the BOCHS BIOS out of memory, so it doesn't confuse Linux. */
|
|
memset(0xf0000, 0, 0x10000);
|
|
|
|
#ifdef DEBUG_CN400
|
|
printk_spew("%s PCI Header Regs::\n", dev_path(dev));
|
|
|
|
for (i = 0 ; i < 16; i++)
|
|
{
|
|
printk_spew("%02X: ", i*16);
|
|
for (j = 0; j < 16; j++)
|
|
{
|
|
reg8 = pci_read_config8(dev, j+(i*16));
|
|
printk_spew("%02X ", reg8);
|
|
}
|
|
printk_spew("\n");
|
|
}
|
|
#endif
|
|
}
|
|
|
|
static void vga_read_resources(device_t dev)
|
|
{
|
|
dev->rom_address = 0xfff80000;
|
|
dev->on_mainboard = 1;
|
|
pci_dev_read_resources(dev);
|
|
}
|
|
|
|
static const struct device_operations vga_operations = {
|
|
.read_resources = vga_read_resources,
|
|
.set_resources = pci_dev_set_resources,
|
|
.enable_resources = pci_dev_enable_resources,
|
|
.init = vga_init,
|
|
.ops_pci = 0,
|
|
};
|
|
|
|
static const struct pci_driver vga_driver __pci_driver = {
|
|
.ops = &vga_operations,
|
|
.vendor = PCI_VENDOR_ID_VIA,
|
|
.device = PCI_DEVICE_ID_VIA_CN400_VGA,
|
|
};
|