1c5071d175
These existed to provide a hook to add reserved memory regions in the coreboot memory table. Reserved memory are now added as resources. Change-Id: I9f83df33845cfa6973b018a51cf9444dbf0f8667 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1414 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins) Reviewed-by: Peter Stuge <peter@stuge.se>
115 lines
2.1 KiB
Plaintext
115 lines
2.1 KiB
Plaintext
#
|
|
# This file is part of the coreboot project.
|
|
#
|
|
# Copyright (C) 2012 Advanced Micro Devices, Inc.
|
|
#
|
|
# This program is free software; you can redistribute it and/or modify
|
|
# it under the terms of the GNU General Public License as published by
|
|
# the Free Software Foundation; version 2 of the License.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, write to the Free Software
|
|
# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
#
|
|
|
|
if BOARD_AMD_THATCHER
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select ARCH_X86
|
|
select CPU_AMD_AGESA_FAMILY15_TN
|
|
select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN_ROOT_COMPLEX
|
|
select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
|
|
select SOUTHBRIDGE_AMD_AGESA_HUDSON
|
|
select HAVE_BUS_CONFIG
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_PIRQ_TABLE
|
|
select HAVE_MP_TABLE
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_HARD_RESET
|
|
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
|
select LIFT_BSP_APIC_ID
|
|
select SERIAL_CPU_INIT
|
|
select AMDMCT
|
|
select HAVE_ACPI_TABLES
|
|
select SUPERIO_SMSC_LPC47N217
|
|
select BOARD_ROMSIZE_KB_4096
|
|
select TINY_BOOTBLOCK
|
|
select GFXUMA
|
|
select UDELAY_LAPIC
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default amd/thatcher
|
|
|
|
config APIC_ID_OFFSET
|
|
hex
|
|
default 0x0
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Thatcher"
|
|
|
|
config HW_MEM_HOLE_SIZEK
|
|
hex
|
|
default 0x200000
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 4
|
|
|
|
config MAX_PHYSICAL_CPUS
|
|
int
|
|
default 1
|
|
|
|
config HW_MEM_HOLE_SIZE_AUTO_INC
|
|
bool
|
|
default n
|
|
|
|
config MEM_TRAIN_SEQ
|
|
int
|
|
default 2
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 11
|
|
|
|
config RAMTOP
|
|
hex
|
|
default 0x1000000
|
|
|
|
config HEAP_SIZE
|
|
hex
|
|
default 0xc0000
|
|
|
|
config STACK_SIZE
|
|
hex
|
|
default 0x10000
|
|
|
|
config ACPI_SSDTX_NUM
|
|
int
|
|
default 0
|
|
|
|
config RAMBASE
|
|
hex
|
|
default 0x200000
|
|
|
|
config ONBOARD_VGA_IS_PRIMARY
|
|
bool
|
|
default y
|
|
|
|
config VGA_BIOS_ID
|
|
string
|
|
default "1002,9917"
|
|
|
|
config WARNINGS_ARE_ERRORS
|
|
bool
|
|
default n
|
|
|
|
endif # BOARD_AMD_THATCHER
|