2410010018
On AMD platforms, setting of USBDEBUG_DEFAULT_PORT=0 tries to scan all physical ports one after other in incrementing order. To avoid possible problems with other USB devices, one can select the port number here and bypass the scan. Intel platforms can communicate with usbdebug dongle on one physical port only, and this option makes no difference there. Change-Id: I45be6cc3aa91b74650eda2d444c9fcad39d58897 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3872 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@google.com>
46 lines
1.2 KiB
Plaintext
46 lines
1.2 KiB
Plaintext
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2008-2009 coresystems GmbH
|
|
## 2012 secunet security Networks AG
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
config SOUTHBRIDGE_INTEL_I82801IX
|
|
bool
|
|
select SOUTHBRIDGE_INTEL_COMMON
|
|
select IOAPIC
|
|
select HAVE_USBDEBUG
|
|
select HAVE_HARD_RESET
|
|
select USE_WATCHDOG_ON_BOOT
|
|
select HAVE_SMI_HANDLER
|
|
|
|
if SOUTHBRIDGE_INTEL_I82801IX
|
|
|
|
config EHCI_BAR
|
|
hex
|
|
default 0xfef00000
|
|
|
|
config EHCI_DEBUG_OFFSET
|
|
hex
|
|
default 0xa0
|
|
|
|
config BOOTBLOCK_SOUTHBRIDGE_INIT
|
|
string
|
|
default "southbridge/intel/i82801ix/bootblock.c"
|
|
|
|
endif
|
|
|