2ad7ea07b8
This adds all USB ports to the device tree. Additionally, it adds _PS0 and _PS3 ACPI methods for the visible USB A ports, which makes it possible to control the port power (VBUS) of each port individually. Change-Id: I80ba090f323fbf9fc2b333b1c647b7dfb3393ff6 Signed-off-by: Emil Lundmark <lndmrk@chromium.org> Reviewed-on: https://review.coreboot.org/26472 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
74 lines
1.7 KiB
Plaintext
74 lines
1.7 KiB
Plaintext
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2017 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "ec.h"
|
|
#include "gpio.h"
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x05, // DSDT revision: ACPI v5.0
|
|
"COREv4", // OEM id
|
|
"COREBOOT", // OEM table id
|
|
0x20110725 // OEM revision
|
|
)
|
|
{
|
|
/* Some generic macros */
|
|
#include <soc/intel/skylake/acpi/platform.asl>
|
|
|
|
/* global NVS and variables */
|
|
#include <soc/intel/skylake/acpi/globalnvs.asl>
|
|
|
|
/* CPU */
|
|
#include <soc/intel/skylake/acpi/cpu.asl>
|
|
|
|
Scope (\_SB)
|
|
{
|
|
Device (PWRB)
|
|
{
|
|
Name (_HID, EisaId ("PNP0C0C"))
|
|
}
|
|
Device (PCI0)
|
|
{
|
|
#include <soc/intel/skylake/acpi/systemagent.asl>
|
|
#include <soc/intel/skylake/acpi/pch.asl>
|
|
}
|
|
}
|
|
|
|
/* Chrome OS specific */
|
|
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
|
|
|
|
/* Chipset specific sleep states */
|
|
#include <soc/intel/skylake/acpi/sleepstates.asl>
|
|
|
|
/* Chrome OS Embedded Controller */
|
|
Scope (\_SB.PCI0.LPCB)
|
|
{
|
|
/* ACPI code for EC SuperIO functions */
|
|
#include <ec/google/chromeec/acpi/superio.asl>
|
|
/* ACPI code for EC functions */
|
|
#include <ec/google/chromeec/acpi/ec.asl>
|
|
}
|
|
|
|
Scope (\_SB)
|
|
{
|
|
/* Dynamic Platform Thermal Framework */
|
|
#include "acpi/dptf.asl"
|
|
}
|
|
|
|
/* USB port entries */
|
|
#include "acpi/usb.asl"
|
|
}
|