2b6e93bd7a
The only difference is that the "G" version is in a Pb-free package, which is not relevant from a programmer's view. We keep W83627THG (and drop W83627THF) because: - The W83627THF had a CIR device / LDN which doesn't actually exist. - The W83627THF had no GPIO2, GPIO3 LDNs (were commented out). - The W83627THF didn't use the PNP_MSC0/1 which is needed/used by boards. This also fixes an issue on MSI MS7135's devicetree.cb: device pnp 4e.6 off end # XXX keep allocator happy The line above can be (and is) removed, as it was only needed due to the incorrect CIR LDN in the W83627THF. In the iwill/dk8x target: Drop incorrect LDNs 4 and 6, add 0xb. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6080 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
60 lines
1.9 KiB
Plaintext
60 lines
1.9 KiB
Plaintext
chip northbridge/intel/i855
|
|
device pci_domain 0 on
|
|
device pci 0.0 on end
|
|
chip southbridge/intel/i82801dx
|
|
# pci 11.0 on end
|
|
# pci 11.1 on end
|
|
# pci 11.2 on end
|
|
# pci 11.3 on end
|
|
# pci 11.4 on end
|
|
# pci 11.5 on end
|
|
# pci 11.6 on end
|
|
# pci 12.0 on end
|
|
register "enable_usb" = "0"
|
|
register "enable_native_ide" = "0"
|
|
device pci 1f.0 on
|
|
chip superio/winbond/w83627thg # link 1
|
|
device pnp 2e.0 on # Floppy
|
|
io 0x60 = 0x3f0
|
|
irq 0x70 = 6
|
|
drq 0x74 = 2
|
|
end
|
|
device pnp 2e.1 on # Parallel Port
|
|
io 0x60 = 0x378
|
|
irq 0x70 = 7
|
|
end
|
|
device pnp 2e.2 on # Com1
|
|
io 0x60 = 0x3f8
|
|
irq 0x70 = 4
|
|
end
|
|
device pnp 2e.3 on # Com2
|
|
io 0x60 = 0x2f8
|
|
irq 0x70 = 3
|
|
end
|
|
device pnp 2e.5 on # Keyboard
|
|
io 0x60 = 0x60
|
|
io 0x62 = 0x64
|
|
irq 0x70 = 1
|
|
irq 0x72 = 12
|
|
end
|
|
device pnp 2e.7 off end # GAME_MIDI_GIPO1
|
|
device pnp 2e.8 off end # GPIO2
|
|
device pnp 2e.9 off end # GPIO3
|
|
device pnp 2e.a off end # ACPI
|
|
device pnp 2e.b on # HW Monitor
|
|
io 0x60 = 0x290
|
|
end
|
|
register "com1" = "{1}"
|
|
# register "com1" = "{1, 0, 0x3f8, 4}"
|
|
# register "lpt" = "{1}"
|
|
end
|
|
end
|
|
end
|
|
end
|
|
device lapic_cluster 0 on
|
|
chip cpu/intel/socket_mPGA479M
|
|
device lapic 0 on end
|
|
end
|
|
end
|
|
end
|