2c0aa00d6e
Most of these comments have been copy-pasted or serve no purpose other than to eventually turn into misleading info. While the description of the first 120 bits of CMOS could be useful, it should instead be added to the documentation for the CMOS option infrastructure, or /dev/null. Moreover, trim down newlines to no more than two consecutive newlines. Change-Id: I119b248821221e68c4e31edba71ba83b7d2e14e9 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47143 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
55 lines
1.5 KiB
Plaintext
55 lines
1.5 KiB
Plaintext
#*****************************************************************************
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
#*****************************************************************************
|
|
|
|
entries
|
|
|
|
0 384 r 0 reserved_memory
|
|
384 1 e 4 boot_option
|
|
388 4 h 0 reboot_counter
|
|
395 1 e 1 hw_scrubber
|
|
396 1 e 1 interleave_chip_selects
|
|
397 2 e 8 max_mem_clock
|
|
399 1 e 2 multi_core
|
|
400 1 e 1 power_on_after_fail
|
|
412 4 e 6 debug_level
|
|
440 4 e 9 slow_cpu
|
|
444 1 e 1 nmi
|
|
445 1 e 1 iommu
|
|
456 1 e 1 ECC_memory
|
|
728 256 h 0 user_data
|
|
984 16 h 0 check_sum
|
|
# Reserve the extended AMD configuration registers
|
|
1000 24 r 0 amd_reserved
|
|
|
|
enumerations
|
|
|
|
#ID value text
|
|
1 0 Disable
|
|
1 1 Enable
|
|
2 0 Enable
|
|
2 1 Disable
|
|
4 0 Fallback
|
|
4 1 Normal
|
|
6 5 Notice
|
|
6 6 Info
|
|
6 7 Debug
|
|
6 8 Spew
|
|
8 0 400Mhz
|
|
8 1 333Mhz
|
|
8 2 266Mhz
|
|
8 3 200Mhz
|
|
9 0 off
|
|
9 1 87.5%
|
|
9 2 75.0%
|
|
9 3 62.5%
|
|
9 4 50.0%
|
|
9 5 37.5%
|
|
9 6 25.0%
|
|
9 7 12.5%
|
|
|
|
checksums
|
|
|
|
checksum 392 983 984
|