Since it checks for DDR3 style checksums, it's a more appropriate name. Also make its configuration local for a future code move. Change-Id: I417ae165579618d9215b8ca5f0500ff9a61af42f Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: https://review.coreboot.org/18264 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
27 lines
800 B
C
27 lines
800 B
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _SPD_CACHE_H_
|
|
#define _SPD_CACHE_H_
|
|
|
|
#include <stdint.h>
|
|
|
|
#if IS_ENABLED(CONFIG_SPD_CACHE)
|
|
int read_ddr3_spd_from_cbfs(u8 *buf, int idx);
|
|
#else
|
|
static inline int read_ddr3_spd_from_cbfs(u8 *buf, int idx) { return -1; }
|
|
#endif
|
|
|
|
#endif
|