2e1fea408d
Add support for ASpeed AST2400. This device uses write twice 0xA5 to enter config mode. BUG = N/A TEST = ASRock D1521D4U Change-Id: I58fce31f0a2483e61e9d31f38ab5a059b8cf4f83 Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Signed-off-by: Felix Singer <migy@darmstadt.ccc.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/23135 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
32 lines
1.1 KiB
C
32 lines
1.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>
|
|
* Copyright (C) 2018 Eltan B.V.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef SUPERIO_ASPEED_AST2400_H
|
|
#define SUPERIO_ASPEED_AST2400_H
|
|
|
|
#define AST2400_SUART1 0x2 /* Com1 */
|
|
#define AST2400_SUART2 0x3 /* Com2 */
|
|
#define AST2400_SWAK 0x4 /* System Wake-Up control */
|
|
#define AST2400_KBC 0x5 /* Keyboard controller */
|
|
#define AST2400_GPIO 0x7 /* GPIO */
|
|
#define AST2400_SUART3 0xB /* Com3 */
|
|
#define AST2400_SUART4 0xC /* Com4 */
|
|
#define AST2400_ILPC2AHB 0xD /* LPC 2 AHB */
|
|
#define AST2400_MAILBOX 0xE /* Mailbox */
|
|
|
|
#endif /* SUPERIO_ASPEED_AST2400_H */
|