Remove dependency of Haswell on cpu/intel/socket_rpga989 code, which is a carry-over from Sandy Bridge/Ivy Bridge and older coreboot conventions where features were structured around socket types. Add CPU-specific options to Kconfig and required subdirs to Makefile.inc which are curently included with socket_rpga989. TEST=successfully built and booted on google/panther Change-Id: Ic788e2928df107d11ea2d2eca7613490aaed395c Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: http://review.coreboot.org/10037 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
53 lines
904 B
Plaintext
53 lines
904 B
Plaintext
if BOARD_GOOGLE_PANTHER
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select CPU_INTEL_HASWELL
|
|
select NORTHBRIDGE_INTEL_HASWELL
|
|
select SOUTHBRIDGE_INTEL_LYNXPOINT
|
|
select INTEL_LYNXPOINT_LP
|
|
select BOARD_ROMSIZE_KB_8192
|
|
select SUPERIO_ITE_IT8772F
|
|
select VIRTUAL_DEV_SWITCH
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_ACPI_RESUME
|
|
select MMCONF_SUPPORT
|
|
select HAVE_SMI_HANDLER
|
|
select MAINBOARD_HAS_CHROMEOS
|
|
select EXTERNAL_MRC_BLOB
|
|
select MONOTONIC_TIMER_MSR
|
|
select INTEL_INT15
|
|
select PHYSICAL_REC_SWITCH
|
|
select CHROMEOS_VBNV_CMOS
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default google/panther
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Panther"
|
|
|
|
config MMCONF_BASE_ADDRESS
|
|
hex
|
|
default 0xf0000000
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 8
|
|
|
|
config VGA_BIOS_FILE
|
|
string
|
|
default "pci8086,0166.rom"
|
|
|
|
config HAVE_IFD_BIN
|
|
bool
|
|
default n
|
|
|
|
config HAVE_ME_BIN
|
|
bool
|
|
default n
|
|
|
|
endif
|