SoCs from Skylake on have many settings as so called private con- figuration registers (PCRs). These are organized as 256 ports with a 64KiB space each. We use the Primary to Sideband (P2SB) bridge's BAR to access them. Change-Id: Iede4ac601355e2be377bc986d62d20098980ec35 Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/19593 Reviewed-by: Youness Alaoui <snifikino@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
		
			
				
	
	
		
			33 lines
		
	
	
		
			949 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			33 lines
		
	
	
		
			949 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * inteltool - dump all registers on an Intel CPU + chipset based system.
 | |
|  *
 | |
|  * Copyright (C) 2017 secunet Security Networks AG
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License as published by
 | |
|  * the Free Software Foundation; version 2 of the License.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  */
 | |
| 
 | |
| #ifndef INTELTOOL_PCR_H
 | |
| #define INTELTOOL_PCR_H 1
 | |
| 
 | |
| #include <stdint.h>
 | |
| #include "inteltool.h"
 | |
| 
 | |
| #define SBBAR_SIZE	(16 * MiB)
 | |
| #define PCR_PORT_SIZE	(64 * KiB)
 | |
| 
 | |
| uint32_t read_pcr32(uint8_t port, uint16_t offset);
 | |
| 
 | |
| void print_pcr_ports(struct pci_dev *sb, const uint8_t *ports, size_t count);
 | |
| 
 | |
| void pcr_init(struct pci_dev *sb);
 | |
| void pcr_cleanup(void);
 | |
| 
 | |
| #endif
 |