Files
system76-coreboot/src/mainboard/google/asurada/Kconfig
Yu-Ping Wu 3322d33e08 mb/google/asurada: Enlarge CONSOLE_CBMEM_BUFFER_SIZE
Enlarge CONSOLE_CBMEM_BUFFER_SIZE from 128K (default) to 512K, so that
more DRAM calibration logs can be stored in CBMEM console.

BUG=b:181933863
TEST=emerge-asurada coreboot
TEST="cbmem -c" shows the whole full calibration log
BRANCH=none

Change-Id: If82cbee5d2d5e97d98cbdaecda739d91a7cca0f8
Signed-off-by: Yu-Ping Wu <yupingso@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51275
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2021-03-09 08:14:26 +00:00

62 lines
1.4 KiB
Plaintext

## SPDX-License-Identifier: GPL-2.0-only
# Umbrella option to be selected by variant boards.
config BOARD_GOOGLE_ASURADA_COMMON
def_bool n
if BOARD_GOOGLE_ASURADA_COMMON
config VBOOT
select EC_GOOGLE_CHROMEEC_SWITCHES
select VBOOT_VBNV_FLASH
config BOARD_SPECIFIC_OPTIONS
def_bool y
select RTC
select SOC_MEDIATEK_MT8192
select BOARD_ROMSIZE_KB_8192
select MAINBOARD_HAS_CHROMEOS
select CHROMEOS_USE_EC_WATCHDOG_FLAG if CHROMEOS
select COMMON_CBFS_SPI_WRAPPER
select SPI_FLASH
select SPI_FLASH_INCLUDE_ALL_DRIVERS
select EC_GOOGLE_CHROMEEC
select EC_GOOGLE_CHROMEEC_BOARDID
select EC_GOOGLE_CHROMEEC_SPI
select MAINBOARD_HAS_SPI_TPM_CR50 if VBOOT
select MAINBOARD_HAS_TPM2 if VBOOT
select MAINBOARD_HAS_NATIVE_VGA_INIT
select MAINBOARD_FORCE_NATIVE_VGA_INIT
select HAVE_LINEAR_FRAMEBUFFER
select DRIVER_ANALOGIX_ANX7625
config MAINBOARD_DIR
string
default "google/asurada"
config MAINBOARD_PART_NUMBER
string
default "Asurada" if BOARD_GOOGLE_ASURADA
default "Hayato" if BOARD_GOOGLE_HAYATO
default "Spherion" if BOARD_GOOGLE_SPHERION
config DRIVER_TPM_SPI_BUS
hex
default 0x5
# On MT8192 the SPI flash is actually using a SPI-NOR controller with its own bus.
# The number here should be a virtual value as (SPI_BUS_NUMBER + 1).
config BOOT_DEVICE_SPI_FLASH_BUS
int
default 9
config EC_GOOGLE_CHROMEEC_SPI_BUS
hex
default 0x1
config CONSOLE_CBMEM_BUFFER_SIZE
hex
default 0x80000
endif