340908aecf
Since there are multiple controllers in the LPSS and all use the same frequency, provide a single Kconfig option for LPSS_CLOCK_MHZ. BUG=b:35583330 Change-Id: I3c0cb62d56916e6e5f671fb5f40210f4cb33316f Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/19115 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
134 lines
2.7 KiB
Plaintext
134 lines
2.7 KiB
Plaintext
config SOC_INTEL_COMMON
|
|
bool
|
|
help
|
|
common code for Intel SOCs
|
|
|
|
if SOC_INTEL_COMMON
|
|
|
|
comment "Intel SoC Common Code"
|
|
source "src/soc/intel/common/basecode/Kconfig"
|
|
source "src/soc/intel/common/block/Kconfig"
|
|
|
|
config CACHE_MRC_SETTINGS
|
|
bool "Save cached MRC settings"
|
|
default n
|
|
|
|
config SOC_INTEL_COMMON_SPI_FLASH_PROTECT
|
|
bool
|
|
default n
|
|
|
|
if CACHE_MRC_SETTINGS
|
|
|
|
config MRC_SETTINGS_CACHE_BASE
|
|
hex
|
|
default 0xfffe0000
|
|
|
|
config MRC_SETTINGS_CACHE_SIZE
|
|
hex
|
|
default 0x10000
|
|
|
|
config MRC_SETTINGS_PROTECT
|
|
bool "Enable protection on MRC settings"
|
|
default n
|
|
|
|
config HAS_RECOVERY_MRC_CACHE
|
|
bool
|
|
default n
|
|
|
|
config MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
|
|
bool
|
|
default n
|
|
|
|
config MRC_SETTINGS_VARIABLE_DATA
|
|
bool
|
|
default n
|
|
|
|
endif # CACHE_MRC_SETTINGS
|
|
|
|
config DISPLAY_MTRRS
|
|
bool "MTRRs: Display the MTRR settings"
|
|
default n
|
|
|
|
config DISPLAY_SMM_MEMORY_MAP
|
|
bool "SMM: Display the SMM memory map"
|
|
default n
|
|
|
|
config SOC_INTEL_COMMON_RESET
|
|
bool
|
|
default n
|
|
|
|
config SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
|
|
bool
|
|
default n
|
|
|
|
config ACPI_CONSOLE
|
|
bool
|
|
default n
|
|
help
|
|
Provide a mechanism for serial console based ACPI debug.
|
|
|
|
config SOC_INTEL_COMMON_LPSS_CLOCK_MHZ
|
|
int
|
|
help
|
|
The clock speed that the controllers in LPSS(GSPI, I2C) are running
|
|
at, in MHz. No default is set here as this is an SOC-specific value
|
|
and must be provided by the SOC.
|
|
|
|
config SOC_INTEL_COMMON_LPSS_I2C
|
|
bool
|
|
default n
|
|
help
|
|
This driver supports the Intel Low Power Subsystem (LPSS) I2C
|
|
controllers that are based on Synopsys DesignWare IP.
|
|
|
|
config SOC_INTEL_COMMON_LPSS_I2C_DEBUG
|
|
bool "Enable debug output for LPSS I2C transactions"
|
|
default n
|
|
depends on SOC_INTEL_COMMON_LPSS_I2C
|
|
help
|
|
Enable debug output for I2C transactions. This can be useful
|
|
when debugging I2C drivers.
|
|
|
|
config MMA
|
|
bool "Enable MMA (Memory Margin Analysis) support for Intel Core"
|
|
default n
|
|
depends on PLATFORM_USES_FSP2_0 || PLATFORM_USES_FSP1_1
|
|
help
|
|
Set this option to y to enable MMA (Memory Margin Analysis) support
|
|
|
|
config MMA_BLOBS_PATH
|
|
string "Path to MMA blobs"
|
|
depends on MMA
|
|
default "3rdparty/blobs/mainboard/$(MAINBOARDDIR)/mma"
|
|
|
|
config ADD_VBT_DATA_FILE
|
|
bool "Add a Video Bios Table (VBT) binary to CBFS"
|
|
help
|
|
Add a VBT file data file to CBFS. The VBT describes the integrated
|
|
GPU and connections, and is needed by FSP in order to initialize the
|
|
display.
|
|
|
|
config VBT_FILE
|
|
string "VBT binary path and filename"
|
|
depends on ADD_VBT_DATA_FILE
|
|
help
|
|
The path and filename of the VBT binary.
|
|
|
|
config SOC_INTEL_COMMON_GFX_OPREGION
|
|
bool
|
|
default n
|
|
|
|
config SOC_INTEL_COMMON_SMI
|
|
bool
|
|
default n
|
|
|
|
config SOC_INTEL_COMMON_ACPI
|
|
bool
|
|
default n
|
|
|
|
config SOC_INTEL_COMMON_NHLT
|
|
bool
|
|
default n
|
|
|
|
endif # SOC_INTEL_COMMON
|