37a54b7f65
These licence headers were not compliant with the coreboot standard. Change-Id: I85bb5f971ab1f8ac3e9589f712370fbf09716b67 Signed-off-by: Damien Roth <yves.r.roth@gmail.com> Reviewed-on: https://review.coreboot.org/13287 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
126 lines
3.0 KiB
C
126 lines
3.0 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2013 Alexandru Gagniuc <mr.nuke.me@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License (at your option)
|
|
* any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Uart setup helpers for Allwinner SoCs
|
|
*
|
|
*
|
|
*/
|
|
|
|
#include "uart.h"
|
|
#include <arch/io.h>
|
|
#include <console/uart.h>
|
|
#include <drivers/uart/uart8250reg.h>
|
|
|
|
/**
|
|
* \brief Configure line control settings for UART
|
|
*/
|
|
static void a10_uart_configure(struct a10_uart *uart, u32 baud_rate, u8 data_bits,
|
|
enum uart_parity parity, u8 stop_bits)
|
|
{
|
|
u32 reg32;
|
|
u16 div;
|
|
|
|
div = (u16) uart_baudrate_divisor(baud_rate,
|
|
uart_platform_refclk(), 16);
|
|
/* Enable access to Divisor Latch register */
|
|
write32(&uart->lcr, UART8250_LCR_DLAB);
|
|
/* Set baudrate */
|
|
write32(&uart->dlh, (div >> 8) & 0xff);
|
|
write32(&uart->dll, div & 0xff);
|
|
/* Set line control */
|
|
reg32 = (data_bits - 5) & UART8250_LCR_WLS_MSK;
|
|
switch (parity) {
|
|
case UART_PARITY_ODD:
|
|
reg32 |= UART8250_LCR_PEN;
|
|
break;
|
|
case UART_PARITY_EVEN:
|
|
reg32 |= UART8250_LCR_PEN;
|
|
reg32 |= UART8250_LCR_EPS;
|
|
break;
|
|
case UART_PARITY_NONE: /* Fall through */
|
|
default:
|
|
break;
|
|
}
|
|
write32(&uart->lcr, reg32);
|
|
}
|
|
|
|
static void a10_uart_enable_fifos(struct a10_uart *uart)
|
|
{
|
|
write32(&uart->fcr, UART8250_FCR_FIFO_EN);
|
|
}
|
|
|
|
static int tx_fifo_full(struct a10_uart *uart)
|
|
{
|
|
/* This may be a misnomer, or a typo in the datasheet. THRE indicates
|
|
* that the TX register is empty, not that the FIFO is not full, but
|
|
* this may be due to a datasheet typo. Keep the current name to signal
|
|
* intent. */
|
|
return !(read32(&uart->lsr) & UART8250_LSR_THRE);
|
|
}
|
|
|
|
static int rx_fifo_empty(struct a10_uart *uart)
|
|
{
|
|
return !(read32(&uart->lsr) & UART8250_LSR_DR);
|
|
}
|
|
|
|
/**
|
|
* \brief Read a single byte from the UART.
|
|
*
|
|
* Blocks until at least a byte is available.
|
|
*/
|
|
static u8 a10_uart_rx_blocking(struct a10_uart *uart)
|
|
{
|
|
while (rx_fifo_empty(uart)) ;
|
|
|
|
return read32(&uart->rbr);
|
|
}
|
|
|
|
/**
|
|
* \brief Write a single byte to the UART.
|
|
*
|
|
* Blocks until there is space in the FIFO.
|
|
*/
|
|
static void a10_uart_tx_blocking(struct a10_uart *uart, u8 data)
|
|
{
|
|
while (tx_fifo_full(uart)) ;
|
|
|
|
return write32(&uart->thr, data);
|
|
}
|
|
|
|
|
|
void uart_init(int idx)
|
|
{
|
|
struct a10_uart *uart_base = uart_platform_baseptr(idx);
|
|
|
|
/* Use default 8N1 encoding */
|
|
a10_uart_configure(uart_base, default_baudrate(),
|
|
8, UART_PARITY_NONE, 1);
|
|
a10_uart_enable_fifos(uart_base);
|
|
}
|
|
|
|
unsigned char uart_rx_byte(int idx)
|
|
{
|
|
return a10_uart_rx_blocking(uart_platform_baseptr(idx));
|
|
}
|
|
|
|
void uart_tx_byte(int idx, unsigned char data)
|
|
{
|
|
a10_uart_tx_blocking(uart_platform_baseptr(idx), data);
|
|
}
|
|
|
|
void uart_tx_flush(int idx)
|
|
{
|
|
}
|