3b3a28436f
Model 6ex are Core Solo and Core Duo CPUs (yonah) that never existed with a LGA775 socket. This reduces the size of the microcode from 180k to 168k. Change-Id: Ic5b3d0e7c8009dab2dca477010c328274a818fed Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/17120 Tested-by: build bot (Jenkins) Reviewed-by: Nico Huber <nico.h@gmx.de>
19 lines
505 B
Makefile
19 lines
505 B
Makefile
subdirs-y += ../model_6fx
|
|
subdirs-y += ../model_f3x
|
|
subdirs-y += ../model_f4x
|
|
#subdirs-y += ../model_f6x
|
|
#subdirs-y += ../model_1066x
|
|
subdirs-y += ../model_1067x
|
|
subdirs-y += ../../x86/tsc
|
|
subdirs-y += ../../x86/mtrr
|
|
subdirs-y += ../../x86/lapic
|
|
subdirs-y += ../../x86/cache
|
|
subdirs-y += ../../x86/smm
|
|
subdirs-y += ../microcode
|
|
subdirs-y += ../hyperthreading
|
|
subdirs-y += ../speedstep
|
|
|
|
cpu_incs-y += $(src)/cpu/intel/car/cache_as_ram_ht.inc
|
|
romstage-y += ../car/romstage.c
|
|
romstage-y += ../car/romstage.c
|