3bd1e3db9c
Done with sed and God Lines. Only done for C-like code for now. Change-Id: I7354edb15ca9cbe181739bc2a148f16bb85ab118 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40218 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
38 lines
922 B
C
38 lines
922 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* This file is part of the coreboot project. */
|
|
|
|
#include <bootblock_common.h>
|
|
#include <drivers/i2c/designware/dw_i2c.h>
|
|
#include <intelblocks/gspi.h>
|
|
#include <intelblocks/uart.h>
|
|
#include <soc/bootblock.h>
|
|
|
|
asmlinkage void bootblock_c_entry(uint64_t base_timestamp)
|
|
{
|
|
/* Call lib/bootblock.c main */
|
|
bootblock_main_with_basetime(base_timestamp);
|
|
}
|
|
|
|
void bootblock_soc_early_init(void)
|
|
{
|
|
bootblock_systemagent_early_init();
|
|
bootblock_pch_early_init();
|
|
bootblock_cpu_init();
|
|
pch_early_iorange_init();
|
|
|
|
if (CONFIG(INTEL_LPSS_UART_FOR_CONSOLE))
|
|
uart_bootblock_init();
|
|
}
|
|
|
|
void bootblock_soc_init(void)
|
|
{
|
|
/*
|
|
* Perform early chipset initialization before fsp memory init
|
|
* example: pirq->irq programming, enabling smbus, set pmcbase
|
|
* and abase, i2c programming and print platform info
|
|
*/
|
|
report_platform_info();
|
|
bootblock_pch_init();
|
|
gspi_early_bar_init();
|
|
}
|