416cc66592
Make the initialization of the IOAPIC(s) in the PCI root(s) common across all AMD family 17h+ SoCs. For this the more general implementation from the Genoa code that supports multiple PC roots is moved to the common AMD code. All other family 17h+ SoCs are then adapted to use the common code. For those non-Genoa SoCs, the initialization of this second IOAPIC is moved from the northbridge device to the domain device above to match Genoa. Test=Both the FCH IOAPIC and the PCIe root IOAPIC are still initialized on Mandolin Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I7c0ec6ac2f11cb11e46248cceec96c1fd2a49c16 Reviewed-on: https://review.coreboot.org/c/coreboot/+/80286 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
59 lines
1.3 KiB
C
59 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <amdblocks/acpi.h>
|
|
#include <amdblocks/data_fabric.h>
|
|
#include <amdblocks/fsp.h>
|
|
#include <amdblocks/root_complex.h>
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <soc/cpu.h>
|
|
#include <soc/pci_devs.h>
|
|
#include <soc/southbridge.h>
|
|
#include <types.h>
|
|
#include "chip.h"
|
|
|
|
static const char *soc_acpi_name(const struct device *dev)
|
|
{
|
|
if (dev->path.type == DEVICE_PATH_DOMAIN)
|
|
return "PCI0";
|
|
|
|
if (dev->path.type != DEVICE_PATH_PCI)
|
|
return NULL;
|
|
|
|
printk(BIOS_WARNING, "Unknown PCI device: dev: %d, fn: %d\n",
|
|
PCI_SLOT(dev->path.pci.devfn), PCI_FUNC(dev->path.pci.devfn));
|
|
return NULL;
|
|
};
|
|
|
|
struct device_operations cezanne_pci_domain_ops = {
|
|
.read_resources = amd_pci_domain_read_resources,
|
|
.set_resources = pci_domain_set_resources,
|
|
.scan_bus = amd_pci_domain_scan_bus,
|
|
.init = amd_pci_domain_init,
|
|
.acpi_name = soc_acpi_name,
|
|
.acpi_fill_ssdt = amd_pci_domain_fill_ssdt,
|
|
};
|
|
|
|
static void soc_init(void *chip_info)
|
|
{
|
|
default_dev_ops_root.write_acpi_tables = soc_acpi_write_tables;
|
|
|
|
amd_fsp_silicon_init();
|
|
|
|
data_fabric_set_mmio_np();
|
|
|
|
fch_init(chip_info);
|
|
}
|
|
|
|
static void soc_final(void *chip_info)
|
|
{
|
|
fch_final(chip_info);
|
|
}
|
|
|
|
struct chip_operations soc_amd_cezanne_ops = {
|
|
.name = "AMD Cezanne SoC",
|
|
.init = soc_init,
|
|
.final = soc_final
|
|
};
|