4679c41db2
Sample code belongs to documentation, not copied 100x over prodcution code. Change-Id: I6bb318d76057d02bd6ac5641d12d56ab6d60b745 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/10229 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
138 lines
3.5 KiB
C
138 lines
3.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
* Copyright 2013 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <soc/pm.h>
|
|
#include <soc/smm.h>
|
|
#include <elog.h>
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include <soc/gpio.h>
|
|
#include <soc/iomap.h>
|
|
#include <soc/nvs.h>
|
|
#include <soc/pm.h>
|
|
#include <soc/smm.h>
|
|
#include "ec.h"
|
|
#include "gpio.h"
|
|
|
|
static u8 mainboard_smi_ec(void)
|
|
{
|
|
u8 cmd = google_chromeec_get_event();
|
|
u32 pm1_cnt;
|
|
|
|
#if CONFIG_ELOG_GSMI
|
|
/* Log this event */
|
|
if (cmd)
|
|
elog_add_event_byte(ELOG_TYPE_EC_EVENT, cmd);
|
|
#endif
|
|
|
|
switch (cmd) {
|
|
case EC_HOST_EVENT_LID_CLOSED:
|
|
printk(BIOS_DEBUG, "LID CLOSED, SHUTDOWN\n");
|
|
|
|
/* Go to S5 */
|
|
pm1_cnt = inl(ACPI_BASE_ADDRESS + PM1_CNT);
|
|
pm1_cnt |= (0xf << 10);
|
|
outl(pm1_cnt, ACPI_BASE_ADDRESS + PM1_CNT);
|
|
break;
|
|
}
|
|
|
|
return cmd;
|
|
}
|
|
|
|
/* gpi_sts is GPIO 47:32 */
|
|
void mainboard_smi_gpi(u32 gpi_sts)
|
|
{
|
|
if (gpi_sts & (1 << (EC_SMI_GPI - 32))) {
|
|
/* Process all pending events */
|
|
while (mainboard_smi_ec() != 0);
|
|
}
|
|
}
|
|
|
|
void mainboard_smi_sleep(u8 slp_typ)
|
|
{
|
|
/* Disable USB charging if required */
|
|
switch (slp_typ) {
|
|
case 3:
|
|
if (smm_get_gnvs()->s3u0 == 0) {
|
|
google_chromeec_set_usb_charge_mode(
|
|
0, USB_CHARGE_MODE_DISABLED);
|
|
google_chromeec_set_usb_charge_mode(
|
|
1, USB_CHARGE_MODE_DISABLED);
|
|
}
|
|
|
|
/* Put SSD in reset to prevent leak. */
|
|
set_gpio(SAMUS_GPIO_SSD_RESET_L, 0);
|
|
/* Prevent leak from standby rail to WLAN rail in S3. */
|
|
set_gpio(SAMUS_GPIO_WLAN_DISABLE_L, 0);
|
|
/* Disable LTE */
|
|
set_gpio(SAMUS_GPIO_LTE_DISABLE_L, 0);
|
|
|
|
/* Enable wake events */
|
|
google_chromeec_set_wake_mask(MAINBOARD_EC_S3_WAKE_EVENTS);
|
|
break;
|
|
case 5:
|
|
if (smm_get_gnvs()->s5u0 == 0) {
|
|
google_chromeec_set_usb_charge_mode(
|
|
0, USB_CHARGE_MODE_DISABLED);
|
|
google_chromeec_set_usb_charge_mode(
|
|
1, USB_CHARGE_MODE_DISABLED);
|
|
}
|
|
|
|
/* Put SSD in reset to prevent leak. */
|
|
set_gpio(SAMUS_GPIO_SSD_RESET_L, 0);
|
|
/* Prevent leak from standby rail to WLAN rail in S5. */
|
|
set_gpio(SAMUS_GPIO_WLAN_DISABLE_L, 0);
|
|
/* Disable LTE */
|
|
set_gpio(SAMUS_GPIO_LTE_DISABLE_L, 0);
|
|
|
|
/* Enable wake events */
|
|
google_chromeec_set_wake_mask(MAINBOARD_EC_S5_WAKE_EVENTS);
|
|
break;
|
|
}
|
|
|
|
/* Disable SCI and SMI events */
|
|
google_chromeec_set_smi_mask(0);
|
|
google_chromeec_set_sci_mask(0);
|
|
|
|
/* Clear pending events that may trigger immediate wake */
|
|
while (google_chromeec_get_event() != 0);
|
|
}
|
|
|
|
int mainboard_smi_apmc(u8 apmc)
|
|
{
|
|
switch (apmc) {
|
|
case APM_CNT_ACPI_ENABLE:
|
|
google_chromeec_set_smi_mask(0);
|
|
/* Clear all pending events */
|
|
while (google_chromeec_get_event() != 0);
|
|
google_chromeec_set_sci_mask(MAINBOARD_EC_SCI_EVENTS);
|
|
break;
|
|
case APM_CNT_ACPI_DISABLE:
|
|
google_chromeec_set_sci_mask(0);
|
|
/* Clear all pending events */
|
|
while (google_chromeec_get_event() != 0);
|
|
google_chromeec_set_smi_mask(MAINBOARD_EC_SMI_EVENTS);
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|