d2b9ec1362
Change-Id: I17c4fc4e3e2eeef7c720c6a020b37d8f7a0f57a4 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29300 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
53 lines
1.5 KiB
C
53 lines
1.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2016 Intel Corp.
|
|
* Copyright 2016 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <assert.h>
|
|
#include <cpu/x86/msr.h>
|
|
#include <intelblocks/msr.h>
|
|
#include <program_loading.h>
|
|
#include <soc/cpu.h>
|
|
|
|
/*
|
|
* This file supports the necessary hoops one needs to jump through since
|
|
* early FSP component and early stages are running from cache-as-ram.
|
|
*/
|
|
|
|
static inline int is_car_addr(uintptr_t addr)
|
|
{
|
|
return ((addr >= CONFIG_DCACHE_RAM_BASE) &&
|
|
(addr < (CONFIG_DCACHE_RAM_BASE + CONFIG_DCACHE_RAM_SIZE)));
|
|
}
|
|
|
|
void platform_segment_loaded(uintptr_t start, size_t size, int flags)
|
|
{
|
|
/* Bail out if this is not the final segment. */
|
|
if (!(flags & SEG_FINAL))
|
|
return;
|
|
|
|
char start_car_check = is_car_addr(start);
|
|
char end_car_check = is_car_addr(start + size - 1);
|
|
|
|
/* Bail out if loaded program segment does not lie in CAR region. */
|
|
if (!start_car_check && !end_car_check)
|
|
return;
|
|
|
|
/* Loaded program segment should lie entirely within CAR region. */
|
|
assert(start_car_check && end_car_check);
|
|
|
|
flush_l1d_to_l2();
|
|
}
|