4b42983c7a
Done with sed and God Lines. Only done for C-like code for now. Change-Id: Id2cb642baa764fd69543460ba869cd822ab5acad Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40056 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
26 lines
766 B
C
26 lines
766 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* This file is part of the coreboot project. */
|
|
|
|
#ifndef NORTHBRIDGE_INTEL_GM45_CHIP_H
|
|
#define NORTHBRIDGE_INTEL_GM45_CHIP_H
|
|
|
|
#include <drivers/intel/gma/i915.h>
|
|
|
|
struct northbridge_intel_gm45_config {
|
|
u16 gpu_panel_power_up_delay; /* T1+T2 time sequence */
|
|
u16 gpu_panel_power_down_delay; /* T3 time sequence */
|
|
u16 gpu_panel_power_backlight_on_delay; /* T5 time sequence */
|
|
u16 gpu_panel_power_backlight_off_delay; /* Tx time sequence */
|
|
u8 gpu_panel_power_cycle_delay; /* T4 time sequence */
|
|
struct i915_gpu_controller_info gfx;
|
|
u16 default_pwm_freq;
|
|
u8 duty_cycle;
|
|
|
|
/*
|
|
* Maximum PCI mmio size in MiB.
|
|
*/
|
|
u16 pci_mmio_size;
|
|
};
|
|
|
|
#endif /* NORTHBRIDGE_INTEL_GM45_CHIP_H */
|