4e015eb674
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4815 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
49 lines
846 B
Plaintext
49 lines
846 B
Plaintext
config BOARD_AMD_NORWICH
|
|
bool "Norwich"
|
|
select ARCH_X86
|
|
select CPU_AMD_LX
|
|
select NORTHBRIDGE_AMD_LX
|
|
select SOUTHBRIDGE_AMD_CS5536
|
|
select HAVE_PIRQ_TABLE
|
|
select PIRQ_ROUTE
|
|
select UDELAY_TSC
|
|
select TSC_X86RDTSC_CALIBRATE_WITH_TIMER2
|
|
select USE_DCACHE_RAM
|
|
select USE_PRINTK_IN_CAR
|
|
select BOARD_ROMSIZE_KB_256
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default amd/norwich
|
|
depends on BOARD_AMD_NORWICH
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "Norwich"
|
|
depends on BOARD_AMD_NORWICH
|
|
|
|
config HAVE_OPTION_TABLE
|
|
bool
|
|
default n
|
|
depends on BOARD_AMD_NORWICH
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 6
|
|
depends on BOARD_AMD_NORWICH
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex
|
|
default 0xc8000
|
|
depends on BOARD_AMD_NORWICH
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex
|
|
default 0x8000
|
|
depends on BOARD_AMD_NORWICH
|
|
|
|
config RAMBASE
|
|
hex
|
|
default 0x4000
|
|
depends on BOARD_AMD_NORWICH
|