4e1d9f6b23
Replace the use of the old device_t definition inside southbridge/intel/i3100. Change-Id: Ic9616d5135cfb7206e086e51aaf82eb66540c4bb Signed-off-by: Antonello Dettori <dev@dettori.io> Reviewed-on: https://review.coreboot.org/16482 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
45 lines
1.2 KiB
C
45 lines
1.2 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008 Arastra, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#include "smbus.h"
|
|
|
|
#define SMBUS_IO_BASE 0x0f00
|
|
|
|
static void enable_smbus(void)
|
|
{
|
|
pci_devfn_t dev = PCI_DEV(0x0, 0x1f, 0x3);
|
|
|
|
printk(BIOS_SPEW, "SMBus controller enabled\n");
|
|
pci_write_config32(dev, 0x20, SMBUS_IO_BASE | 1);
|
|
pci_write_config8(dev, 0x40, 1);
|
|
pci_write_config8(dev, 0x4, 1);
|
|
/* SMBALERT_DIS */
|
|
outb(4, SMBUS_IO_BASE + SMBSLVCMD);
|
|
|
|
/* Disable interrupt generation */
|
|
outb(0, SMBUS_IO_BASE + SMBHSTCTL);
|
|
}
|
|
|
|
static __attribute__((unused)) int smbus_read_byte(u32 device, u32 address)
|
|
{
|
|
return do_smbus_read_byte(SMBUS_IO_BASE, device, address);
|
|
}
|
|
|
|
static __attribute__((unused)) int smbus_write_byte(unsigned device, u8 address, u8 data)
|
|
{
|
|
return do_smbus_write_byte(SMBUS_IO_BASE, device, address, data);
|
|
}
|