54c586c7e7
EHCI controller enable is identical on the affected chipsets. Change-Id: I91830b6f5144a70b158ec1ee40e9cba5fab3fbc9 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3424 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@google.com> Reviewed-by: Marc Jones <marc.jones@se-eng.com>
51 lines
1.7 KiB
C
51 lines
1.7 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2009 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef __PRE_RAM__
|
|
#define __PRE_RAM__ // Use simple device model for this file even in ramstage
|
|
#endif
|
|
#include <stdint.h>
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <usbdebug.h>
|
|
#include <device/pci_def.h>
|
|
|
|
/* Required for successful build, but currently empty. */
|
|
void set_debug_port(unsigned int port)
|
|
{
|
|
/* Not needed, the ICH* southbridges hardcode physical USB port 1. */
|
|
}
|
|
|
|
void enable_usbdebug(unsigned int port)
|
|
{
|
|
u32 dbgctl;
|
|
device_t dev = PCI_DEV(0, 0x1d, 7); /* USB EHCI, D29:F7 */
|
|
|
|
/* Set the EHCI BAR address. */
|
|
pci_write_config32(dev, EHCI_BAR_INDEX, CONFIG_EHCI_BAR);
|
|
|
|
/* Enable access to the EHCI memory space registers. */
|
|
pci_write_config8(dev, PCI_COMMAND, PCI_COMMAND_MEMORY);
|
|
|
|
/* Force ownership of the Debug Port to the EHCI controller. */
|
|
dbgctl = read32(CONFIG_EHCI_BAR + CONFIG_EHCI_DEBUG_OFFSET);
|
|
dbgctl |= (1 << 30);
|
|
write32(CONFIG_EHCI_BAR + CONFIG_EHCI_DEBUG_OFFSET, dbgctl);
|
|
}
|