552b327ca3
Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3943 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
156 lines
4.1 KiB
C
156 lines
4.1 KiB
C
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <device/pci_ids.h>
|
|
#include <device/pci_ops.h>
|
|
#include <cpu/amd/sc520.h>
|
|
#include "chip.h"
|
|
|
|
|
|
static void irqdump()
|
|
{
|
|
volatile unsigned char *irq;
|
|
void *mmcr;
|
|
|
|
|
|
int i;
|
|
int irqlist[] = {0xd00, 0xd02, 0xd03, 0xd04, 0xd08, 0xd0a,
|
|
0xd14, 0xd18, 0xd1a, 0xd1b, 0xd1c,
|
|
0xd20, 0xd21, 0xd22, 0xd28, 0xd29,
|
|
0xd30, 0xd31, 0xd32, 0xd33,
|
|
0xd40, 0xd41, 0xd42, 0xd43,0xd44, 0xd45, 0xd46,
|
|
0xd50, 0xd51, 0xd52, 0xd53,0xd54, 0xd55, 0xd56, 0xd57,0xd58, 0xd59, 0xd5a,
|
|
-1};
|
|
mmcr = (void *) 0xfffef000;
|
|
|
|
printk_err("mmcr is %p\n", mmcr);
|
|
for(i = 0; irqlist[i] >= 0; i++) {
|
|
irq = mmcr + irqlist[i];
|
|
printk_err("0x%x register @%p is 0x%lx\n", irqlist[i], irq, *irq);
|
|
}
|
|
|
|
}
|
|
|
|
/* TODO: finish up mmcr struct in sc520.h, and;
|
|
- set ADDDECTL (now done in raminit.c in cpu/amd/sc520
|
|
*/
|
|
static void enable_dev(struct device *dev) {
|
|
extern unsigned char *rom_start, *rom_end;
|
|
volatile struct mmcrpic *pic = MMCRPIC;
|
|
volatile struct mmcr *mmcr = MMCRDEFAULT;
|
|
|
|
/* currently, nothing in the device to use, so ignore it. */
|
|
printk_err("Technologic Systems 5300 ENTER %s\n", __func__);
|
|
|
|
/* from fuctory bios */
|
|
/* NOTE: the following interrupt settings made interrupts work
|
|
* for hard drive, and serial, but not for ethernet
|
|
*/
|
|
|
|
printk_err("Setting up PIC\n");
|
|
/* just do what they say and nobody gets hurt. */
|
|
mmcr->pic.pcicr = 0 ;
|
|
/* all ints to level */
|
|
mmcr->pic.mpicmode = 0;
|
|
mmcr->pic.sl1picmode = 0;
|
|
mmcr->pic.sl2picmode = 0;
|
|
|
|
mmcr->pic.intpinpol = 0x100;
|
|
|
|
mmcr->pic.pit0map = 1;
|
|
mmcr->pic.uart1map = 0x0c;
|
|
mmcr->pic.uart2map = 0x0b;
|
|
mmcr->pic.rtcmap = 0x03;
|
|
mmcr->pic.ferrmap = 0x00;
|
|
mmcr->pic.intpinpol = 0x100;
|
|
|
|
mmcr->pic.gp0imap = 0x00;
|
|
mmcr->pic.gp1imap = 0x02;
|
|
mmcr->pic.gp2imap = 0x07;
|
|
mmcr->pic.gp3imap = 0x05;
|
|
mmcr->pic.gp4imap = 0x06;
|
|
mmcr->pic.gp5imap = 0x0d;
|
|
mmcr->pic.gp6imap = 0x15;
|
|
mmcr->pic.gp7imap = 0x16;
|
|
mmcr->pic.gp8imap = 0x3;
|
|
mmcr->pic.gp9imap = 0x4;
|
|
mmcr->pic.gp10imap = 0x9;
|
|
|
|
// irqdump();
|
|
|
|
printk_err("Setting up sysarb\n");
|
|
mmcr->dbctl.dbctl = 0x01;
|
|
mmcr->sysarb.ctl = 0x00;
|
|
mmcr->sysarb.menb = 0x1f;
|
|
mmcr->sysarb.prictl = 0x40000f0f;
|
|
|
|
/* this is bios setting, depends on sysarb above */
|
|
mmcr->hostbridge.ctl = 0x0;
|
|
mmcr->hostbridge.tgtirqctl = 0x0;
|
|
mmcr->hostbridge.tgtirqsta = 0xf00;
|
|
mmcr->hostbridge.mstirqctl = 0x0;
|
|
mmcr->hostbridge.mstirqsta = 0x708;
|
|
|
|
printk_err("Setting up pio\n");
|
|
/* pio */
|
|
mmcr->pio.pfs15_0 = 0xffff;
|
|
mmcr->pio.pfs31_16 = 0xffff;
|
|
mmcr->pio.cspfs = 0xfe;
|
|
mmcr->pio.clksel = 0x13;
|
|
mmcr->pio.dsctl = 0x200;
|
|
mmcr->pio.data15_0 = 0xde04;
|
|
mmcr->pio.data31_16 = 0xef9f;
|
|
|
|
printk_err("Setting up sysmap\n");
|
|
/* system memory map */
|
|
mmcr->sysmap.adddecctl = 0x04;
|
|
mmcr->sysmap.wpvsta = 0x8006;
|
|
mmcr->sysmap.par[1] = 0x340f0070;
|
|
mmcr->sysmap.par[2] = 0x380701f0;
|
|
mmcr->sysmap.par[3] = 0x3c0103f6;
|
|
mmcr->sysmap.par[4] = 0x2c0f0300;
|
|
mmcr->sysmap.par[5] = 0x447c00a0;
|
|
mmcr->sysmap.par[6] = 0xe600000c;
|
|
mmcr->sysmap.par[7] = 0x300046e8;
|
|
mmcr->sysmap.par[8] = 0x500400d0;
|
|
mmcr->sysmap.par[9] = 0x281f0140;
|
|
mmcr->sysmap.par[13] = 0x8a07c940;
|
|
mmcr->sysmap.par[15] = 0xee00400e;
|
|
|
|
printk_err("Setting up gpctl\n");
|
|
mmcr->gpctl.gpcsrt = 0x01;
|
|
mmcr->gpctl.gpcspw = 0x09;
|
|
mmcr->gpctl.gpcsoff = 0x01;
|
|
mmcr->gpctl.gprdw = 0x07;
|
|
mmcr->gpctl.gprdoff = 0x02;
|
|
mmcr->gpctl.gpwrw = 0x07;
|
|
mmcr->gpctl.gpwroff = 0x02;
|
|
|
|
//mmcr->reset.sysinfo = 0xdf;
|
|
//mmcr->reset.rescfg = 0x5;
|
|
/* their IRQ table is wrong. Just hardwire it */
|
|
//{
|
|
// char pciints[4] = {15, 15, 15, 15};
|
|
// pci_assign_irqs(0, 12, pciints);
|
|
//}
|
|
/* the assigned failed but we just noticed -- there is no
|
|
* dma mapping, and selftest on e100 requires that dma work
|
|
*/
|
|
mmcr->dmacontrol.extchanmapa = 0xf210;
|
|
mmcr->dmacontrol.extchanmapb = 0xffff;
|
|
|
|
/* hack for IDIOTIC need to fix rom_start */
|
|
printk_err("Patching rom_start due to sc520 limits\n");
|
|
rom_start = 0x09400000 + 0xe0000;
|
|
rom_end = rom_start + PAYLOAD_SIZE - 1;
|
|
|
|
printk_err("TS5300 EXIT %s\n", __func__);
|
|
|
|
}
|
|
|
|
struct chip_operations mainboard_technologic_ts5300_ops = {
|
|
CHIP_NAME("Technologic Systems TS-5300 Mainboard")
|
|
.enable_dev = enable_dev
|
|
};
|
|
|